Ravindra Kant

Software Engineer

Bengaluru, Karnataka, India9 yrs 9 mos experience
Highly Stable

Key Highlights

  • Expert in VLSI Floor planning and Design Implementation.
  • Proficient in timing analysis and Perl scripting.
  • Experienced in low power digital design and embedded systems.
Stackforce AI infers this person is a VLSI and Embedded Systems Engineer with expertise in physical design and firmware development.

Contact

kantravindra01@gmail.comLinkedIn

Skills

Core Skills

TimingPerl

Other Skills

Place & RoutePNRESDVLSI FloorplanningCAD and EDA toolsLayout Versus Schematic (LVS)Layout VerificationVoltageScriptingupfDigital LogicCEmbedded SystemsEmbedded CC++

About

"Results-Driven Physical Design Engineer | Proficient in VLSI Floor planning & Design Implementation"

Experience

9 yrs 9 mos
Total Experience
4 yrs 5 mos
Average Tenure
11 mos
Current Experience

L&t semiconductor technologies

Senior Physical Design Engineer

Jun 2025 – Present · 11 mos · Bengaluru, Karnataka, India · Hybrid

Intel corporation

2 roles

Physical Design Engineer

Jun 2018 – Jun 2025 · 7 yrs · Bengaluru Area, India

TimingPerl

Graduate Technical Intern

Jun 2017 – May 2018 · 11 mos · Bengaluru Area, India

  • working in back end VLSI design with areas focused on low power digital design.
Perl

Wedig techsolutions private limited

Embedded Software Engineer

Aug 2015 – Jul 2016 · 11 mos · Jaipur Area, India

  • Firmware development & testing which includes implementation of proprietary Wireless Protocols.

Education

Nirma University

Master of Technology (M.Tech.) — VLSI

Jan 2016 – Jan 2018

Centre for Development of Advanced Computing (C-DAC)

PG Diploma — Embedded System Design

Jan 2014 – Jan 2015

SKIT Jaipur

Bachelor of Engineering (B.E.) — Electrical Engineering

Jan 2010 – Jan 2014

Atomic Energy Central School,Rawatbhata

AISSE — PCM and Computers

Jan 2007 – Jan 2009

Stackforce found 100+ more professionals with Timing & Perl

Explore similar profiles based on matching skills and experience

Vidhan Singh

Vidhan Singh

Senior Silicon Design Engineer

at AMD

Ayodhya, India5 yrs 9 mos exp
Physical DesignPlace & RouteUnified Power Format (UPF)
Avilash Mohanty

Avilash Mohanty

Senior Physical Design Engineer

at NVIDIA

Delhi, India8 yrs 10 mos exp
VB

Vishwanath Bhat

Principal Engineer

at MediaTek

Bengaluru, India31 yrs 2 mos exp
Physical DesignTiming Closure
RAKESHSARMA KASUKURTHI

RAKESHSARMA KASUKURTHI

Engineer

at Cadence

Bengaluru, India16 yrs 1 mo exp
P&R/Timing ClosurePhysical Design
VK

Vasanthi Kothamasu

Sr. Silicon Design Engineer

at AMD

India7 yrs 4 mos exp
Physical DesignLow Power Verification
Chandrashekaraiah V

Chandrashekaraiah V

Senior SoC Design Engineer

at Intel Corporation

Bengaluru, India16 yrs 9 mos exp
Physical DesignTiming Closure
NS

Nithin S.R

Staff Engineer

at Qualcomm

Bengaluru, India13 yrs 6 mos exp
DFTVerilog
Sagar Patel

Sagar Patel

Principal Engineer

at NXP Semiconductors

Bengaluru, India14 yrs 6 mos exp
Physical DesignStatic Timing Analysis