Venkata Chandramouli Perakam

Software Engineer

Bengaluru, Karnataka, India7 yrs 3 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in Physical Design and Timing Closure.
  • Proficient with Cadence and Synopsys tools.
  • Strong background in VLSI and EDA methodologies.
Stackforce AI infers this person is a VLSI Design Engineer with expertise in Physical Design and EDA tools.

Contact

LinkedIn

Skills

Core Skills

Physical DesignLogic SynthesisPnr

Other Skills

Cadence InnovusFormal VerificationEDAComputer-Aided Design (CAD)Static Timing AnalysisTiming ClosureVery-Large-Scale Integration (VLSI)Place & RouteFloorplanningClock Tree SynthesisPhysical VerificationTCLFloor PlansCadence VirtuosoCadence Genus

About

Skilled in Physical Design, PNR, Timing Closure, DRC, LVS. Had exposure in Cadence and Synopsys tools.

Experience

7 yrs 3 mos
Total Experience
1 yr 9 mos
Average Tenure
3 yrs 10 mos
Current Experience

Qualcomm

2 roles

Senior Lead Engineer

Promoted

Nov 2024 – Present · 1 yr 6 mos · Bangalore Urban, Karnataka, India

Senior Engineer

Jul 2022 – Nov 2024 · 2 yrs 4 mos · Bangalore Urban, Karnataka, India

PNRLogic SynthesisPhysical Design

Intel corporation

2 roles

SoC Design Engineer

Aug 2021 – Jul 2022 · 11 mos · Bangalore Urban, Karnataka, India

Cadence InnovusPNRPhysical Design

CAD Engineer

Jan 2021 – Aug 2021 · 7 mos · Bangalore Urban, Karnataka, India

Cadence InnovusPNRPhysical Design

L&t technology services limited

Physical Design Engineer

Jul 2019 – Jan 2021 · 1 yr 6 mos · Bengaluru, Karnataka, India

Cadence InnovusPhysical DesignPNR

Institute of silicon systems pvt. ltd.

Trainee Physical Design Engineer

Aug 2018 – Jan 2019 · 5 mos · Hyderabad, Telangana, India

South central railway

Internship

May 2017 – Jun 2017 · 1 mo · Vijayawada Area, India

  • In this Internship I'm trained in Signal and Telecommunications at SCR, Vijayawada.

Education

QIS College Of Engineering and Technology

Bachelor of Technology (B.Tech.) — Electronics and Communications Engineering

Jan 2014 – Jan 2018

Stackforce found 100+ more professionals with Physical Design & Logic Synthesis

Explore similar profiles based on matching skills and experience

Burhanuddin Dhandhukawala

Burhanuddin Dhandhukawala

Hardware Design Engineer

at HIGH FREQUENCY TRADING

Greater Delhi, India5 yrs 9 mos exp
Satish Chandra Dixit

Satish Chandra Dixit

Senior Staff Engineer

at Qualcomm

Noida, India12 yrs 5 mos exp
Static Timing AnalysisCPU designSystem on a Chip (SoC)Low-power DesignTiming Signoff
Mayur Mohd

Mayur Mohd

Senior Lead Engineer

at Qualcomm

Noida, India7 yrs 4 mos exp
Universal Verification Methodology (UVM)System verilog
MR

Monica R

Staff Associate

at Samsung Semiconductor

Bengaluru, India6 yrs 6 mos exp
Physical DesignLow-power Design
Astitva Bhargava

Astitva Bhargava

Senior Engineer

at Qualcomm

Bengaluru, India13 yrs 10 mos exp
System on a Chip (SoC)Static Timing AnalysisLow-power DesignSynthesis
Deepa K

Deepa K

Physical Design Engineer

at Intel Corporation

Bengaluru, India8 yrs 10 mos exp
Physical DesignLow Power
KV

Kiran V S

Senior Engineer

at MIPS

Bengaluru, India3 yrs 10 mos exp
Heerak Bandopadhyay

Heerak Bandopadhyay

Senior Department Manager

at MediaTek

Bengaluru, India19 yrs 6 mos exp
ASICSoCPower IntegrityPower Analysis