T

THANUJA J

Product Engineer

Bengaluru, Karnataka, India12 yrs 2 mos experience
Highly Stable

Key Highlights

  • Experienced in Physical Design and VLSI methodologies.
  • Strong background in semiconductor layout verification.
  • Proficient in Place & Route and Design Rule Checking.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in Physical Design and VLSI methodologies.

Contact

Skills

Core Skills

Physical DesignVlsi

Other Skills

Place & RouteDesign Rule Checking (DRC)Total SynthesisP&RSystem on a Chip (SoC)FloorplanningFloorplanning place nd routeDesignLow-power DesignScriptingPNRsynthesisSTALayout VerificationVlsi backend

Experience

12 yrs 2 mos
Total Experience
12 yrs 2 mos
Average Tenure
12 yrs 2 mos
Current Experience

Present

Intel corporation

2 roles

Physical Design Engineer

Mar 2014Present · 12 yrs 2 mos · Greater Bengaluru Area

Place & RouteDesign Rule Checking (DRC)Physical DesignVLSI

Internship

Present

  • Layout verification

Education

GIOE

Diploma of Education — Embedded systems

Aug 2010May 2013

BITS Pilani Work Integrated Learning Programmes

Bachelor of Technology - BTech

Stackforce found 100+ more professionals with Physical Design & Vlsi

Explore similar profiles based on matching skills and experience

THANUJA J - Product Engineer | Stackforce