K

K.Sai Rameswari

Software Engineer

Bengaluru, Karnataka, India9 yrs 5 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in ASIC and Physical Design.
  • Proficient in multiple verification methodologies.
  • Strong background in semiconductor engineering.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in ASIC and verification methodologies.

Contact

LinkedIn

Skills

Core Skills

AsicPhysical DesignVerification

Other Skills

VerilogSystemVerilogCPerlTCLSynopsys toolsFPGAUniversal Verification Methodology (UVM)Low-power DesignJTAGAPB interface

Experience

9 yrs 5 mos
Total Experience
3 yrs 6 mos
Average Tenure
7 yrs 2 mos
Current Experience

Samsung semiconductor

3 roles

Senior Staff Engineer

Promoted

Mar 2024 – Present · 2 yrs 3 mos

VerilogSystemVerilogCPerlASICTCL+5

Staff Engineer

Mar 2022 – Mar 2024 · 2 yrs

Associate staff Engineer

Mar 2019 – Feb 2022 · 2 yrs 11 mos

Amd

Contractor

Apr 2017 – Jun 2018 · 1 yr 2 mos · banglore

Graphene semiconductor services pvt ltd.

Verification Engineer

Dec 2016 – Mar 2019 · 2 yrs 3 mos · Bangaon Area, India

  • Verification of PVT Sensor using JTAG and APB interface

Education

Jawaharlal Nehru Technological University Kakinada

Master's Degree — VLSI Design

Jan 2013 – Jan 2015

Stackforce found 100+ more professionals with Asic & Physical Design

Explore similar profiles based on matching skills and experience

GR

Gururajachar R

Senior Verification Engineer

at Arm

Bengaluru, India8 yrs 3 mos exp
Design VerificationSoC verificationDFXTeam LeadershipFormal Verification
PK

Pradeep Kaliaperumal

Director, Verification and Validation

at Microsoft

Bengaluru, India17 yrs 4 mos exp
AT

Abde Tambawala

Partner | GTM Strategy & Operations | Monetization

at Simon-Kucher

San Francisco, United States20 yrs 5 mos exp
GTM StrategyOperationsGTMGrowthBusiness Strategy
PP

Parthabi Padhi

Design Verification Engineer

at MaxLinear

Bengaluru, India5 yrs 4 mos exp
Universal Verification Methodology (UVM)
PJ

Prateek Jain

Principal Engineer

at Synopsys Inc

Noida, India13 yrs 10 mos exp
Formal VerificationApplication Engineering
AA

Aditya Arya

Formal Verification Engineer

at SiFive

Panchkula, India3 yrs exp
Formal Verification
JK

Jatinkumar Koshiya

Senior Design Verification Engineer

at Microsoft

Bengaluru, India8 yrs 7 mos exp
Functional VerificationSystemVerilogC++
PD

Prince David

SOC Verification Lead - DFx

at Intel Corporation

Bengaluru, India25 yrs 3 mos exp