Pradeep Kaliaperumal

Director of Engineering

Bengaluru, Karnataka, India17 yrs 4 mos experience

Key Highlights

Expert in ASIC and VLSI verification methodologies.
Proven leadership in managing verification teams.
Extensive experience in SoC and IP verification.

Stackforce AI infers this person is a Semiconductor Verification Expert with strong leadership capabilities.

Contact

Skills

Other Skills

SystemVerilogFunctional VerificationASICVerilogEDARTL designSoCVLSIFPGANCSimOpen Verification MethodologyModelSimTCLRTL codingStatic Timing Analysis

Experience

17 yrs 4 mos

Total Experience

Average Tenure

Current Experience

Microsoft

2 roles

Director, Verification and Validation

Promoted

Sep 2025 – Present · 9 mos

Senior SoC and IP Verification Engineer

May 2024 – Present · 2 yrs 1 mo

Intel corporation

2 roles

Engineering Manager

Promoted

Nov 2019 – Jun 2023 · 3 yrs 7 mos

Managing a verification team catering the infrastructure needs for the SoC and IP blocks. CoE for Debug for Design, which is very much needed and instrumental for successful products.

Verification Lead

Jun 2019 – Nov 2019 · 5 mos

Ericsson

Senior Consultant - Ericsson

Nov 2016 – Jun 2019 · 2 yrs 7 mos · Bangalore & Lund, Sweden

Nvidia

Sr. ASIC Engineer

Nov 2014 – Sep 2016 · 1 yr 10 mos · Bangalore

Broadcom

Staff Engineer

Apr 2013 – Jul 2014 · 1 yr 3 mos · Bangalore

Xilinx india

Hardware Development Engineer

Feb 2011 – Mar 2013 · 2 yrs 1 mo · Hyderabad Area, India

Hcl technologies

2 roles

Lead Engineer

Jul 2010 – Mar 2011 · 8 mos · Chennai Area, India

Member Technical Staff

Aug 2007 – Jul 2010 · 2 yrs 11 mos · Chennai Area, India

ASIC Verification Engineer. SYSTEM VERILOG(HVL)

Education

Government College of Technology, Coimbatore

Jan 2003 – Jan 2007

Stackforce found 100+ more professionals with SystemVerilog & Functional Verification

Explore similar profiles based on matching skills and experience

Shaik Shariff

Software Engineer 1

at NI (National Instruments)

Narasaraopeta, India1 yr 9 mos exp

5G New Radio (NR)LTEDigital Signal ProcessingWLAN

Prajwal Mishra

Graduate Technical Intern

at Intel Corporation

Bengaluru, India1 yr 10 mos exp

Physical DesignComputer-Aided Design (CAD)

Shivani Sinha

Network Consulting Engineer

at Cisco

Bengaluru, India10 mos exp

Dhanush H

Software Engineer

at AUMOVIO

Bengaluru, India2 yrs 11 mos exp

Systems EngineeringAutomotive SPICE (ASPICE)Local Interconnect Network (LIN)UDSAmazon Web Services (AWS)

Darshan Umesh

IP Design Intern

at Samsung Semiconductor

Bengaluru, India0 mo exp

Physical DesignASIC

Vinod Bangalore Ganesh

Master Thesis Student

at Infineon Technologies

Dresden, Germany5 mos exp

Formal VerificationHardware DesignDigital DesignHardware AccelerationDigital Design Methodology

Anjali Makwana

Senior Layout Design Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp

Analog LayoutLayout VerificationASIC Design

AMRUTHA PALLEM

Member of Technical Staff

at Mirafra Technologies

Bengaluru, India6 yrs 4 mos exp

SOC verificationIP VerificationDDR4 memory verificationInterconnect verification