S

Saurabh Nigam

Software Engineer

Bengaluru, Karnataka, India21 yrs 2 mos experience
Highly Stable

Key Highlights

  • Expert in DFT with extensive experience at Qualcomm and Intel.
  • Proven leadership in managing DFT teams and projects.
  • Strong background in EDA tools and SoC design methodologies.
Stackforce AI infers this person is a DFT expert in the semiconductor industry with a focus on SoC design.

Contact

LinkedIn

Skills

Core Skills

DftEda

Other Skills

SoC DFTSOC/IP verificationRTL integrationverification flowVerilogVLSIDebuggingTCLPerlICRTL designSystemVerilog

Experience

21 yrs 2 mos
Total Experience
5 yrs
Average Tenure
1 yr 1 mo
Current Experience

Qualcomm

2 roles

Principal Engineer - DFT

Promoted

May 2025 – Present · 1 yr 1 mo · Bengaluru, Karnataka, India · On-site

DFT

Sr Staff/Manager - DFT

Dec 2018 – Jun 2022 · 3 yrs 6 mos · Noida Area, India

DFT

Intel corporation

Director - DFT

Jun 2022 – Apr 2025 · 2 yrs 10 mos · Bengaluru, Karnataka, India

DFT

Nxp acquires freescale semiconductor

3 roles

Lead DFT Engineer

Nov 2014 – Dec 2018 · 4 yrs 1 mo

  • SoC DFT Lead
SoC DFTDFT

Sr. Design Engineer

Promoted

Jan 2010 – Oct 2014 · 4 yrs 9 mos

  • SoC DFT
SoC DFTDFT

Design Engineer

Mar 2008 – Dec 2009 · 1 yr 9 mos

  • Into SOC/IP verification
SOC/IP verification

Interra systems india pvt. ltd

SMTS

Jan 2005 – Mar 2008 · 3 yrs 2 mos

  • EDA Enginner at Interra, worked for the client Texas Instruments, Bangalore, handling verification flow, RTL integration, IO generation.
EDARTL integrationverification flow

Education

Chhatrapati Shahu Ji Maharaj University

Bachelor of Technology (B.Tech.)

Jan 2000 – Jan 2004

Dr. VSEC Kanpur

Jan 1996 – Jan 1999

Stackforce found 100+ more professionals with Dft & Eda

Explore similar profiles based on matching skills and experience

Shylesh Bare

Shylesh Bare

Business Development

at Progress Software

Bengaluru, India2 yrs 9 mos exp
Solution SellingGo-to-Market StrategyThin Film CoatingSolar Energy
Dr Parag Bhatnagar

Dr Parag Bhatnagar

Silicon Engineering Director

at Accenture

Bengaluru, India27 yrs exp
Physical DesignStatic Timing AnalysisBusiness Development
MD

Mukesh Kumar Deharia

Senior Lead Engineer

at Qualcomm

Bengaluru, India8 yrs 9 mos exp
SemiconductorsLogic Synthesis
KM

Krishna Madhwapathy

Director, Physical Design

at Cientra

Bengaluru, India30 yrs 6 mos exp
VD

Vamsikrishna Dabbara

Principal Engineer

at Arm

Bengaluru, India12 yrs 11 mos exp
DFTATPG
SS

Sunistha Singh

India Talent Acquisition Leader

at NXP Semiconductors

Bengaluru, India20 yrs 3 mos exp
PP

Pooja Pangoria

Software Engineering Group Director

at Cadence Design Systems

Bengaluru, India20 yrs 11 mos exp
ASICVLSI
SA

Sam Andrews

Senior Physical Design Engineer

at Arm

Kerala, India7 yrs 11 mos exp
Physical Design EngineeringIntegrated Circuit Design