Mukesh Kumar Deharia

Software Engineer

Bengaluru, Karnataka, India8 yrs 9 mos experience

Highly Stable

Key Highlights

Expert in advanced semiconductor technologies.
Proficient in logic synthesis and timing closure.
Experienced in leading engineering teams.

Stackforce AI infers this person is a semiconductor engineering expert with a focus on ASIC design and synthesis.

Contact

Skills

Core Skills

SemiconductorsLogic Synthesis

Other Skills

EDAApplication-Specific Integrated Circuits (ASIC)Timing Closure

About

Experienced in Synthesis, STA, LEC, CLP, TMAX, MUSE ERC, CTS Sanity, PTPX, UPF development at both Subsys & SOC level. Worked on lower nodes like 3nm, 4nm, 6nm, 10nm & 12nm.

Experience

8 yrs 9 mos

Total Experience

3 yrs 5 mos

Average Tenure

1 yr 10 mos

Current Experience

Qualcomm

Senior Lead Engineer

Aug 2024 – Present · 1 yr 10 mos · Bengaluru, Karnataka, India

SemiconductorsLogic SynthesisEDAApplication-Specific Integrated Circuits (ASIC)Timing Closure

Cadence design systems

2 roles

Lead Product Engineer

Dec 2022 – Aug 2024 · 1 yr 8 mos

Lead Design Engineer

Feb 2022 – Dec 2022 · 10 mos

Mediatek

3 roles

Staff Engineer

Jun 2021 – Feb 2022 · 8 mos

Senior Engineer

Promoted

Jun 2018 – May 2021 · 2 yrs 11 mos

Engineer

Jul 2017 – May 2018 · 10 mos

Education

Indian Institute of Technology, Bombay

Master's degree — electronic systems

Jan 2015 – Jan 2017

Shri G S Institute of Technology & Science

Bachelor's degree

May 2010 – Jun 2014

Stackforce found 100+ more professionals with Semiconductors & Logic Synthesis

Explore similar profiles based on matching skills and experience

Sowmya Nagaraj

Technical Lead

at • Wafer Space Semiconductor Technologies Pvt. Ltd. (Google)

Bengaluru, India11 yrs 10 mos exp

AutomationDFTCircuit DesignValidationCAD

Dr Parag Bhatnagar

Silicon Engineering Director

at Accenture

Bengaluru, India27 yrs exp

Physical DesignStatic Timing AnalysisBusiness Development

Praveen Pandey

Senior Principal Design Engineer

at Cadence Design Systems

Bengaluru, India13 yrs 1 mo exp

Physical DesignASIC Design

Ved .

Senior STA Engineer

at Qualcomm

Bengaluru, India5 yrs 10 mos exp

Static Timing AnalysisPhysical DesignTiming Closure

Raghu Kumar Alamuri

ML/TPU Performance Modelling and Analysis

at Google

Bengaluru, India21 yrs 5 mos exp

Performance AnalysisRTL DesignPerformance VerificationSoC DesignCPU Performance Analysis

Mrinalini Iyer

Independent Researcher

at Self-employed

Goa, India14 yrs 1 mo exp

Sagar Dn

Product Application Engineer

at Synopsys Inc

Bengaluru, India2 yrs 11 mos exp

Very-Large-Scale Integration (VLSI)Application-Specific Integrated Circuits (ASIC)

Vinoth kumar Raja

Senior Manager

at Ambit Semiconductors Private Limited

Bengaluru, India12 yrs 4 mos exp

VLSIPhysical Design