Akanksh S Shetty

Software Engineer

Bengaluru, Karnataka, India1 yr 6 mos experience

Key Highlights

  • Expert in physical design and ASIC flow.
  • Proficient in static timing analysis and floorplanning.
  • Hands-on experience with leading design tools.
Stackforce AI infers this person is a Physical Design Engineer with expertise in ASIC and digital electronics.

Contact

Skills

Core Skills

Physical DesignStatic Timing Analysis

Other Skills

Place & RouteClock Tree SynthesisRoutingPlacementFloorplanningIcc2_shellSynopsys Design CompilerSynopsys toolsLinuxRTL DesignCMOSMOSFETTransistorsDigital ElectronicsPhysical Synthesis

About

Having theoratical knowledge on digital electronics, CMOS design, ASIC flow and physical design flow like Floor planning, power planning, placement, clock tree synthesis, placement, routing, static timing analysis and sign off analysis.

Experience

1 yr 6 mos
Total Experience
1 yr
Average Tenure
6 mos
Current Experience

Intel corporation

Physical Design Engineer

Nov 2025Present · 6 mos · Bengaluru, Karnataka, India

Place & RouteStatic Timing AnalysisPhysical DesignClock Tree SynthesisRoutingPlacement+1

Quest global

Physical Design Engineer

Aug 2024Aug 2025 · 1 yr · On-site

Chipedge technologies pvt ltd

Intern

Feb 2024Jul 2024 · 5 mos · Bengaluru, Karnataka, India

Education

NMAM Institute of Technology

Bachelor of Engineering - BE — Electronics and communication engineering

Jul 2020May 2024

Stackforce found 100+ more professionals with Physical Design & Static Timing Analysis

Explore similar profiles based on matching skills and experience