Anmol Jain

Software Engineer

India9 yrs 4 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Experienced in ASIC and Physical Design.
Proficient in Static Timing Analysis and Logic Design.
Strong management and project management skills.

Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in ASIC and Physical Design.

Contact

Skills

Core Skills

Asic DesignPhysical Design

Other Skills

CVerilogPerlLinuxTcl-TkStatic Timing AnalysisLogic DesignManagementProject ManagementMicrosoft WordPowerPointMicrosoft OfficeMicrosoft ExcelSynopsys Primetimesynopsys ic compiler

Experience

9 yrs 4 mos

Total Experience

2 yrs

Average Tenure

2 yrs 6 mos

Current Experience

Alphawave semi

2 roles

Staff Engineer

May 2025 – Present · 1 yr 1 mo · Bengaluru, Karnataka, India

CVerilogPerlLinuxTcl-TkStatic Timing Analysis+5

Senior Design Engineer

Dec 2023 – May 2025 · 1 yr 5 mos · Bengaluru, Karnataka, India

Intel corporation

Soc Design Engineer

Jul 2018 – Dec 2023 · 5 yrs 5 mos · Bangalore

Mediatek

Design Engineer

Sep 2017 – Jul 2018 · 10 mos

Blackpepper technologies pvt ltd

Associate Engineer - Physical Design

Aug 2017 – Jul 2018 · 11 mos · Bengaluru Area, India

Tessolve semiconductor

Physical Design Engineer

Feb 2017 – Aug 2017 · 6 mos · Bengaluru Area, India

Education

rv vlsi

advance diploma in asic design — vlsi

Jan 2016 – Jan 2017

jss college

Jan 2010 – Jan 2012

sdm

Stackforce found 100+ more professionals with Asic Design & Physical Design

Explore similar profiles based on matching skills and experience

Subhankar Sarkar

Engineer

at Qualcomm

Balurghat, India3 yrs 4 mos exp

ASIC DesignPhysical Design

W. Patrick Royster, Ph.D.

Program Manager - Team Lead

at U.S. Department of State

Reston, United States27 yrs 2 mos exp

International program and portfolio managementOperational readinessPhysical security integrationHigh-consequence infrastructure deliveryProgram execution

Prajwal Mishra

Graduate Technical Intern

at Intel Corporation

Bengaluru, India1 yr 10 mos exp

Physical DesignComputer-Aided Design (CAD)

Darshan Umesh

IP Design Intern

at Samsung Semiconductor

Bengaluru, India0 mo exp

Physical DesignASIC

Anjali Makwana

Senior Layout Design Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp

Analog LayoutLayout VerificationASIC Design

Kumar Shubham

Sr Engineer, RnD engineering

at Synopsys Inc

Bengaluru, India4 yrs 9 mos exp

Fusion compiler

Sharad Joshi

Principal Engineer

at Infineon Technologies

Bengaluru, India15 yrs 8 mos exp

Durgesh Kumar Dubey

Principal Design Engineer

at NXP Semiconductors

Noida, India12 yrs 6 mos exp

VLSIPhysical Design