chandra mouli vannemreddy

Software Engineer

Machilipatnam, Andhra Pradesh, India3 yrs 3 mos experience
Highly Stable

Key Highlights

  • Experienced Verification Engineer at MediaTek.
  • Strong background in Digital Logic and ASIC design.
  • Proficient in multiple programming languages and methodologies.
Stackforce AI infers this person is a Verification Engineer specializing in ASIC and Digital Logic within the semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

Digital LogicApplication-specific Integrated Circuits (asic)

Other Skills

Logic GatesDebuggingVerilogUniversal Verification Methodology (UVM)SystemVerilogC (Programming Language)Embedded CPrinted Circuit Board (PCB) DesignComputer Hardware TroubleshootingProject ManagementProblem Solving

Experience

3 yrs 3 mos
Total Experience
3 yrs 3 mos
Average Tenure
3 yrs 3 mos
Current Experience

Mediatek

Verification Engineer

Feb 2023 – Present · 3 yrs 3 mos · Bengaluru, Karnataka, India · On-site

Digital LogicApplication-Specific Integrated Circuits (ASIC)

Education

Andhra polytechnic Kakinada

Diploma of Education — Electronics and communication engineering

Jul 2015 – Apr 2018

Sumedha IT Hyderabad

Trainee — Design verification

Aug 2022 – Jan 2023

DMS SVH COLLEGE OF ENGINEERING MACHILIPANAM

Bachelor of Technology - BTech — Electronics and Communications Engineering

Jun 2019 – Jul 2022

BITS Pilani Work Integrated Learning Programmes

Master of Technology — VLSI design and Micro electronics

Jan 2026 – Dec 2027

Stackforce found 100+ more professionals with Digital Logic & Application-specific Integrated Circuits (asic)

Explore similar profiles based on matching skills and experience

Anushree Dutta

Anushree Dutta

Pre - Si validation engineer

at Intel Corporation

Bengaluru, India1 yr 11 mos exp
Functional VerificationDebuggingRTL Verification
LA

Laxman Anantoju

Senior Design Engineer

at DPIIND

Bengaluru, India8 yrs 2 mos exp
Physical Design
YD

Yesuraju Doppasani

Sr Silicon Design Engineer

at AMD

West Godavari, India9 yrs 5 mos exp
Verification methodologiesSystem Verilog
Nandini Bharadwaj

Nandini Bharadwaj

Senior Design Engineer

at NVIDIA

Bengaluru, India8 yrs 8 mos exp
RTL DesignASIC
Mayur Mohd

Mayur Mohd

Senior Lead Engineer

at Qualcomm

Noida, India7 yrs 4 mos exp
Universal Verification Methodology (UVM)System verilog
Karthik Durga

Karthik Durga

ASIC Engineer DFT

at Meta

India14 yrs 9 mos exp
DFTIntegrated Circuit Design
Hemangi Deshmukh

Hemangi Deshmukh

Senior Silicon Design Engineer

at AMD

Hyderabad, India6 yrs 9 mos exp
Ranjith Reddy Jakka

Ranjith Reddy Jakka

Senior Design Engineer

at AMD

Hyderabad, India4 yrs 2 mos exp
RTL DesignIntegrated Circuits (IC)Functional Verification