chandrasekhar chippada

Product Engineer

Bengaluru, Karnataka, India8 yrs experience

Most Likely To Switch

Key Highlights

Expertise in Physical Design and Static Timing Analysis.
Led initiatives in high-profile projects like CHANDRAYAAN 2.
Proficient in advanced semiconductor technologies.

Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in Physical Design and Timing Analysis.

Contact

Skills

Core Skills

Physical DesignStatic Timing Analysis

Other Skills

Very-Large-Scale Integration (VLSI)SemiconductorsTSMC 6nm technologyTSMC 7nm technologyActive LearningProject ManagementElectronicsC (Programming Language)Microsoft WordMicrosoft ExcelVerilogLinuxC++PerlMicrosoft PowerPoint

About

Worked on SOC partitions, range of 0.5M - 5.5M Instances. Worked on PNR and ECO stage with Timing and Physical Verification Signoff. Worked on FULLCHIP FM checks. Tools known : ICC 2, PRIME TIME, Formality, Innovus, Tempus. Technology Node : 3nm, 4nm, 6 nm & 7 nm. Also having the 1yr 5 months experience in the Research and Development field as an Intern. Leading Role in the Project of CHANDRAYAAN 2(ISRO) competition.

Experience

8 yrs

Total Experience

1 yr 7 mos

Average Tenure

2 yrs

Current Experience

Broadcom

R&D IC Design Engineer (PD)

Jun 2024 – Present · 2 yrs · Bengaluru, Karnataka, India

Physical DesignStatic Timing AnalysisVery-Large-Scale Integration (VLSI)Semiconductors

Mediatek

Senior Engineer

Dec 2021 – May 2024 · 2 yrs 5 mos · Bengaluru, Karnataka, India

Sevitech systems pvt. ltd.

Senior Physical Design Engineer

Jun 2021 – Dec 2021 · 6 mos · Bengaluru, Karnataka, India

Worked on TSMC 6nm project under Microchip, Malaysia.

Physical DesignTSMC 6nm technology

Soctronics

Physical Design Engineer

Nov 2018 – Jun 2021 · 2 yrs 7 mos · Hyderabad Area, India

Worked on TSMC 6nm & 7nm projects under AMD

Physical DesignTSMC 6nm technologyTSMC 7nm technology

Amd veda iit

Graduate Engineer Trainee

May 2018 – Nov 2018 · 6 mos · Hyderabad, Telangana, India · On-site

Education

BITS Pilani Work Integrated Learning Programmes

Master's degree — Microelectronics

Dec 2021 – Nov 2023

gayatri vidya parishad college of engineering(autonomous)

Bachelor of Technology - BTech — Electronics and Communications Engineering

Jan 2015 – Jan 2018

G M R I T, Rajam

Diplamo — Electronics and Communications Engineering

Jan 2012 – Jan 2015

sri vidhyaniketan high school

1st class - 10th class

Jan 2002 – Jan 2012

Stackforce found 100+ more professionals with Physical Design & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Prajwal Mishra

Graduate Technical Intern

at Intel Corporation

Bengaluru, India1 yr 10 mos exp

Physical DesignComputer-Aided Design (CAD)

Uby H

Design Verification Engineer 1

at Skyworks Solutions, Inc.

Bengaluru, India1 yr 5 mos exp

Design VerificationSystemVerilogEmbedded Systems

Darshan Umesh

IP Design Intern

at Samsung Semiconductor

Bengaluru, India0 mo exp

Physical DesignASIC

Shravan Kumar Ashannagari

Staff Engineer

at Qualcomm

Hyderabad, India13 yrs 8 mos exp

Kumar Shubham

Sr Engineer, RnD engineering

at Synopsys Inc

Bengaluru, India4 yrs 9 mos exp

Fusion compiler

Raghu Gaurav

Director

at Infineon Technologies

Bengaluru, India28 yrs 2 mos exp

DFTImplementation LeadProduct Engineering

ABHINAV ARORA

SR. TECHNICAL STAFF LEAD (Circuit Layout Design Specialist )

at IBM India Pvt Limited.

Bengaluru, India15 yrs 1 mo exp

Physical DesignAnalog LayoutCustom Memory DesignMemory DesignMemory Development

Durgesh Kumar Dubey

Principal Design Engineer

at NXP Semiconductors

Noida, India12 yrs 6 mos exp

VLSIPhysical Design