Garima Singh

Software Engineer

Bengaluru, Karnataka, India7 yrs 3 mos experience
Highly Stable

Key Highlights

  • Expert in pre-silicon validation for graphics processing units.
  • Proficient in Universal Verification Methodology (UVM) and formal verification.
  • Strong problem-solving skills demonstrated in complex engineering projects.
Stackforce AI infers this person is a Semiconductor Validation Engineer with expertise in pre-silicon verification and digital design.

Contact

Skills

Core Skills

Universal Verification Methodology (uvm)Digital Designs

Other Skills

Problem SolvingCommunicationTest PlanningCoverageAssertionsAMBA AHBFormal VerificationSystemVerilogTeamworkQuality AssuranceVerilogPerlC (Programming Language)DebuggingEmulation

About

Involved in pre-silicon validation in Intel’s Integrated and discrete Graphics processing units in Simulation/Emulation.

Experience

7 yrs 3 mos
Total Experience
3 yrs 9 mos
Average Tenure
3 yrs 6 mos
Current Experience

Qualcomm

2 roles

Senior Lead Engineer

Nov 2024Present · 1 yr 6 mos · Bengaluru, Karnataka, India

Senior Engineer

Nov 2022Nov 2024 · 2 yrs · Bengaluru, Karnataka, India

  • Camera Design Verification involving Inline and offline image processing engines. Formal Verification, Bus Certification, UVM, SV based TB.
Problem SolvingUniversal Verification Methodology (UVM)

Intel corporation

2 roles

Graphics Hardware Engineer

Jul 2019Nov 2022 · 3 yrs 4 mos · Bengaluru, Karnataka, India

  • -Involved in pre-silicon RTL functional Validation in Intel’s Integrated and Discrete Graphics in Simulation and Emulation environment. Worked on content development, boot bring up and first test bring up, debugs, coverage, assertions, Emulation model integration and Zebu verdi based debug, Mid thread Preemption feature validation.
Problem SolvingCommunicationDigital Designs

Graphics Hardware Engineer-Intern

Jan 2019Jun 2019 · 5 mos · Bengaluru, Karnataka, India

  • Involved in GPU uncore regressions and debugs for Simulation.
  • Handled GPU uncore emulation from environment set up to regression and debugging failures.
  • Worked on Perl script to bucketize failures.
Problem SolvingCommunication

Education

Birla Institute of Technology and Science, Pilani

Master of Technology - MTech — Microelectronics

Jul 2017Jul 2019

Shri Ramswaroop Memorial Group of Professional Colleges, Lucknow

Btech — Electrical and Electronics Engineering

Stackforce found 100+ more professionals with Universal Verification Methodology (uvm) & Digital Designs

Explore similar profiles based on matching skills and experience