Gopi Madhan

Software Engineer

Bengaluru, Karnataka, India11 yrs 8 mos experience

Key Highlights

  • Experienced in ASIC design and RTL coding.
  • Proven track record at Qualcomm and Meta.
  • Master's degree in VLSI Design.
Stackforce AI infers this person is a semiconductor design engineer with expertise in ASIC and RTL coding.

Contact

LinkedIn

Skills

Core Skills

Application-specific Integrated Circuits (asic)Rtl Coding

Experience

11 yrs 8 mos
Total Experience
3 yrs 6 mos
Average Tenure
1 yr 2 mos
Current Experience

Qualcomm

Staff Engineer

Apr 2025 – Present · 1 yr 2 mos

Meta

ASIC Design Engineer

Mar 2024 – Mar 2025 · 1 yr

Qualcomm

2 roles

Staff Engineer

Promoted

Dec 2021 – Mar 2023 · 1 yr 3 mos

Application-Specific Integrated Circuits (ASIC)RTL Coding

Senior Lead Engineer

Jul 2016 – Nov 2021 · 5 yrs 4 mos

Intel corporation

Component Design Engineer

Jul 2013 – Jun 2016 · 2 yrs 11 mos · Bengaluru, Karnataka, India

Education

NITK, Surathkal

Master of Technology (M.Tech.) — VLSI Design

Jan 2011 – Jan 2013

Chaitanya Barathi Inst. of Tech(CBIT), Hyderabad

Bachelor of Engineering (B.E.)

Jan 2008 – Jan 2011

Stackforce found 100+ more professionals with Application-specific Integrated Circuits (asic) & Rtl Coding

Explore similar profiles based on matching skills and experience

Poorvaja Sankaran

Poorvaja Sankaran

Staff Digital Design Engineer

at Analog Devices

Bengaluru, India10 yrs 11 mos exp
RTL DesignVerilogUSB3.0PCIeVerification
SG

Sumedh Gajbhiye

Staff Engineer

at Intel Corporation

Bengaluru, India19 yrs 8 mos exp
DFTVLSI
MD

Mukesh Kumar Deharia

Senior Lead Engineer

at Qualcomm

Bengaluru, India8 yrs 9 mos exp
SemiconductorsLogic Synthesis
SS

Sunistha Singh

India Talent Acquisition Leader

at NXP Semiconductors

Bengaluru, India20 yrs 3 mos exp
PP

Pooja Pangoria

Software Engineering Group Director

at Cadence Design Systems

Bengaluru, India20 yrs 11 mos exp
ASICVLSI
NO

Nagaraja Ontk

R&D Engineer IC Design 3

at Broadcom Inc.

Bengaluru, India11 yrs 10 mos exp
Memory Layout DesignPhysical VerificationLeaf Cells Layout Design
Subash G M

Subash G M

Technical Leader- Design Verification Engineer

at STMicroelectronics

Bengaluru, India6 yrs 10 mos exp
Design Verification
MM

Muthia Ms

Principal Engineer

at Broadcom

Bengaluru, India22 yrs 8 mos exp
Physical DesignClock Tree SynthesisLogical Equivalence checkingPower Analysis