J

Jayanna R

Software Engineer

Bengaluru, Karnataka, India9 yrs 4 mos experience

Highly Stable

Key Highlights

Experienced in Physical Design Engineering in semiconductors.
Proficient in TCL scripting and IR drop analysis.
Strong educational background in Electronics and Communication Engineering.

Stackforce AI infers this person is a Physical Design Engineer in the semiconductors industry.

Contact

Skills

Other Skills

PTDebuggingStatic Timing AnalysisFloorplanningPlace & RouteLogic Synthesis

About

Experienced Physical Design Engineer with a demonstrated history of working in the semiconductors industry. Skilled in Physical design, TCL, and IR drop Analysis. Strong engineering professional with a Bachelor of engineering focused in ECE from Government engineering college,Hassan.

Experience

9 yrs 4 mos

Total Experience

2 yrs 7 mos

Average Tenure

1 yr 5 mos

Current Experience

Cadence

Principal Application Engineer

Jan 2025 – Present · 1 yr 5 mos · Bengaluru, Karnataka, India

Intel corporation

2 roles

SoC Design Engineer

Promoted

Sep 2021 – Jan 2025 · 3 yrs 4 mos · Bengaluru, Karnataka, India

Physical Design Engineer

Feb 2017 – Jul 2018 · 1 yr 5 mos · Bengaluru Area, India

Synapse design inc.

Physical Design Engineer

Jul 2018 – Sep 2021 · 3 yrs 2 mos · Bengaluru Area, India

Education

Government engineering college,Hassan

Bachelor of engineering — ECE

Jan 2015 – Present

Department of Pre-university Education ,Prathiba pu college,Arsikere

PUC — PCME

Jan 2011 – Present

Government high school,Bangalore

Stackforce found 100+ more professionals with PT & Debugging

Explore similar profiles based on matching skills and experience

Anuj Rawat

Verification Engineer

at Intel Corporation

Bengaluru, India13 yrs 3 mos exp

Functional VerificationUVM

Mayank Betala

Consultant

at Early stage startup

Bengaluru, India24 yrs 8 mos exp

Spring FrameworkGitRedisSecurity ArchitectureREST Architecture

Poorvaja Sankaran

Staff Digital Design Engineer

at Analog Devices

Bengaluru, India10 yrs 11 mos exp

RTL DesignVerilogUSB3.0PCIeVerification

Dr Parag Bhatnagar

Silicon Engineering Director

at Accenture

Bengaluru, India27 yrs exp

Physical DesignStatic Timing AnalysisBusiness Development

Raghavendra Karnam

Principal Engineer

at Extreme Networks

Bengaluru, India18 yrs 2 mos exp

MicroservicesProtocol Stacks

Praveen Pandey

Senior Principal Design Engineer

at Cadence Design Systems

Bengaluru, India13 yrs 1 mo exp

Physical DesignASIC Design

Haripriya Yada

Senior Technical Lead

at HCLTech

Physical DesignTiming Closure

Chinmayi Majalekar

Student

at AMD

Pune, India0 mo exp

Java Database Connectivity (JDBC)