Kalyani Madam

Software Engineer

Nizamabad, Telangana, India5 yrs 2 mos experience
Highly Stable

Key Highlights

  • Expert in Physical Design and Static Timing Analysis.
  • Proficient in Place & Route and Design Rule Checking.
  • Experienced in using advanced VLSI tools and methodologies.
Stackforce AI infers this person is a VLSI Physical Design Engineer with expertise in advanced semiconductor design.

Contact

LinkedIn

Skills

Core Skills

Physical Design

Other Skills

Place & RouteDesign Rule Checking (DRC)Static Timing AnalysisSynopsys toolsInnovus cadencePrime TimeFusion CompilerShell ScriptingPerlTCLDigital ElectronicsPhysical design flowIcc2Very-Large-Scale Integration (VLSI)Floorplanning

About

Physical Design engineer

Experience

5 yrs 2 mos
Total Experience
2 yrs
Average Tenure
1 yr 2 mos
Current Experience

Proxelera

Physical Design Engineer

Apr 2025 – Present · 1 yr 2 mos · Hyderabad, Telangana, India · On-site

Place & RouteDesign Rule Checking (DRC)Physical Design

Amd

Physical Design Engineer

Mar 2022 – May 2024 · 2 yrs 2 mos · Hyderabad, Telangana, India · Hybrid

Physical DesignStatic Timing Analysis

Aiml services - the best vlsi services company

Physical Design Engineer

Jun 2021 – Jan 2025 · 3 yrs 7 mos · Hyderabad, Telangana, India · On-site

Place & RouteDesign Rule Checking (DRC)Physical Design

Vair institute of technology

Trained in physical design

Feb 2019 – Jul 2019 · 5 mos · Hyderabad

Education

Vaageswari college of engineering

B-tech — ECE

Jan 2016 – Jan 2019

Trinity college of engineering, peddapalli

Diploma — ECE

Jan 2013 – Jan 2016

Stackforce found 100+ more professionals with Physical Design

Explore similar profiles based on matching skills and experience

PM

Prajwal Mishra

Graduate Technical Intern

at Intel Corporation

Bengaluru, India1 yr 10 mos exp
Physical DesignComputer-Aided Design (CAD)
Darshan Umesh

Darshan Umesh

IP Design Intern

at Samsung Semiconductor

Bengaluru, India0 mo exp
Physical DesignASIC
KS

Kumar Shubham

Sr Engineer, RnD engineering

at Synopsys Inc

Bengaluru, India4 yrs 9 mos exp
Fusion compiler
DD

Durgesh Kumar Dubey

Principal Design Engineer

at NXP Semiconductors

Noida, India12 yrs 6 mos exp
VLSIPhysical Design
Sagar Dharmale

Sagar Dharmale

Senior Lead Engineer

at Qualcomm

Bengaluru, India7 yrs 10 mos exp
Low-power DesignStatic Timing Analysis
Raj Srivastava

Raj Srivastava

Project Managing Head | Founding Member

at The Debuggers : BHU Coding Club

Varanasi, India0 mo exp
Machine LearningData Analysis
Ravishankar Karthikeyan

Ravishankar Karthikeyan

Senior Director of Engineering

at Tenstorrent

Bengaluru, India27 yrs 6 mos exp
SoCHardware DesignMicroprocessorsVLSIPower Management
Abhilash Kulkarni

Abhilash Kulkarni

Staff Physical Design Engineer

at Ampere

Bengaluru, India10 yrs 5 mos exp
Physical DesignStatic Timing Analysis