kaviyarasan Ramasamy

Software Engineer

Chennai, Tamil Nadu, India5 yrs 2 mos experience

Most Likely To Switch

Key Highlights

Experienced in Physical Design and Static Timing Analysis.
Proficient in multiple programming languages including C.
Strong background in Physical Synthesis and Conformal LEC.

Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in Physical Design and Synthesis.

Contact

Skills

Core Skills

Physical DesignStatic Timing AnalysisPhysical Synthesis

Other Skills

Conformal LECCLPC (Programming Language)Concept HDLTCLNetwork TheoryFloorplanningClock Tree SynthesisRouting

Experience

5 yrs 2 mos

Total Experience

1 yr 8 mos

Average Tenure

2 yrs 2 mos

Current Experience

Qualcomm

Senior Engineer

Apr 2024 – Present · 2 yrs 2 mos · Bengaluru, Karnataka, India

Physical SynthesisConformal LECCLPC (Programming Language)Physical DesignConcept HDL+6

Mediatek

Sta and synthesis

Nov 2022 – Apr 2024 · 1 yr 5 mos · Bengaluru, Karnataka, India

Physical SynthesisConformal LEC

Intel corporation

Physical Design Engineer

Mar 2021 – Oct 2022 · 1 yr 7 mos · Bengaluru, Karnataka, India

Rv-vlsi vlsi and embedded systems design center

Physical design enginner trainee

Feb 2020 – Nov 2020 · 9 mos · Bengaluru, Karnataka, India

Education

G.K.M. College of Engineering and Technology

Bachelor of Engineering - BE — Electronics and Communications Engineering

Jan 2015 – Jan 2019

Stackforce found 100+ more professionals with Physical Design & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Praveen Pandey

Senior Principal Design Engineer

at Cadence Design Systems

Bengaluru, India13 yrs 1 mo exp

Physical DesignASIC Design

Kalyani Madam

Physical Design Engineer

at Proxelera

Nizamabad, India5 yrs 2 mos exp

Physical Design

Rekha Kashyap

Senior Hardware Engineer

at Qualcomm

Bengaluru, India4 yrs 2 mos exp

Static Timing AnalysisPhysical SynthesisPhysical Design

Sachin Tamta

Engineer

at Qualcomm

Nainital, India3 yrs 7 mos exp

Physical DesignHardware Engineering

Krishna Madhwapathy

Director, Physical Design

at Cientra

Bengaluru, India30 yrs 6 mos exp

Sagar Dn

Product Application Engineer

at Synopsys Inc

Bengaluru, India2 yrs 11 mos exp

Very-Large-Scale Integration (VLSI)Application-Specific Integrated Circuits (ASIC)

Nikita Ranjan

Senior Lead Engineer

at Qualcomm

Bengaluru, India7 yrs 11 mos exp

Constraint delivery

Jayanna R

Principal Application Engineer

at Cadence

Bengaluru, India9 yrs 4 mos exp