K

Krishna Madhwapathy

Director of Engineering

Bengaluru, Karnataka, India30 yrs 6 mos experience
Highly Stable

Key Highlights

  • Expert in VLSI Physical Design and Project Management.
  • Proven track record in leading engineering teams.
  • Strong background in semiconductor industry.
Stackforce AI infers this person is a Semiconductor Engineering Leader with extensive experience in physical design and project management.

Contact

Skills

Other Skills

VLSI Physical Design - SOC's (ASIC/ASSP)Project ManagementTeam buildingLearning & DevelopmentEDA - Technical Account Management

About

opening statement to be added

Experience

30 yrs 6 mos
Total Experience
4 yrs 7 mos
Average Tenure
2 yrs 10 mos
Current Experience

Cientra

Director, Physical Design

Aug 2023Present · 2 yrs 10 mos · Bengaluru, Karnataka, India

Qpiai

Director -Physical Implementation

Apr 2023Jul 2023 · 3 mos · Bengaluru, Karnataka, India

Intel corporation

Engineering Manager

Nov 2014Jan 2023 · 8 yrs 2 mos · Bangalore

  • Structural Design Lead responsible for delivering SOC's from RTL to GDS and People Management.

Avago/ lsi/ agere

Senior Physical Design Manager

Aug 2005Nov 2014 · 9 yrs 3 mos · Bangalore

  • Agere Systems and LSI Logic merged in 2007. Avago acquired LSI in 2014 and Networking group from LSI/Avago acquired by Intel in 2014.
  • Lead a team of Design Engineers in full chip physical implementation of several ASIC/ASSP designs.

Cadence design systems

Senior Technical Account Manager

Aug 2004Aug 2005 · 1 yr · Bangalore

  • Techical Account Manager for some of the global semiconductor industries' accounts, providing customer support - resolution of too related issues, pre-sales activities including tool evaluations etc.

Agere systems

Proejct Manager / Project Lead

Jan 2003Jul 2004 · 1 yr 6 mos · Bangalore

  • Lead Member of IC Physical Design Team, responsible for the development of physical design exertise in India Design Center and physcal implementation of sub-systems/block level designs in Mobility group.

Texas instruments

Project Leader

Mar 2002Dec 2002 · 9 mos · Bangalore

  • Block level physical implementation and closure

Cadence design systems

Sales Technical Lead, Principal Design Engineer, Senior Consulting Engineer

Mar 1995Mar 2002 · 7 yrs · San Jose, California, United States

  • Joined as Senior Consulting Engineer in Spectrum Services division of Cadence in March 1995 and provided on-site customer support for Cadence tools/flows (Cell3 Ensemble, Design Framework II/SKILL, Silicon Ensemble). Worked in Design Services (which was spun off as Tality Corporation) from 1997 to 2001and moved to SP&R Pre-Sales group in Nov 2001, to support Physical Knowledgeable Synthesis (PKS), Pearl (STA),, SOC Encounter etc.

Education

Western Michigan University

Masters — Computer Science

Jan 1992Jan 1995

National Institute of Technology Karnataka

Bachelor of Engineering - BE — Electrical and Electronics Engineering

Jan 1986Jan 1990

Stackforce found 100+ more professionals with VLSI Physical Design - SOC's (ASIC/ASSP) & Project Management

Explore similar profiles based on matching skills and experience