Prakash Venkitaraman

Software Engineer

Bengaluru, Karnataka, India25 yrs 9 mos experience
Highly Stable

Key Highlights

  • Principal Engineer with extensive DFT expertise.
  • Strong background in VLSI design and debugging.
  • Proven track record in leading technical projects.
Stackforce AI infers this person is a VLSI Design Expert with a focus on DFT methodologies.

Contact

LinkedIn

Skills

Core Skills

DftVery-large-scale Integration (vlsi)

Other Skills

PerlDebugging

Experience

25 yrs 9 mos
Total Experience
6 yrs
Average Tenure
1 yr 9 mos
Current Experience

Qualcomm

Principal Engineer

Sep 2024 – Present · 1 yr 9 mos · Bengaluru, Karnataka, India

DFTPerlVery-Large-Scale Integration (VLSI)Debugging

Intel corporation

Logic Design Engineer

Jun 2016 – Sep 2024 · 8 yrs 3 mos · Bengaluru Area, India

Advanced micro devices

Senior Member of Technical Staff

Jul 2007 – Jun 2016 · 8 yrs 11 mos

  • Main area of expertise is DFT and ATPG.
DFT

Beceem communications, bangalore

Senior Design Engineer

Aug 2006 – Jun 2007 · 10 mos

Ibm global services india, bangalore

R&D Design Engineer

Aug 2000 – Aug 2006 · 6 yrs

Education

National Institute of Technology Calicut

BTech — Electronics and Communication Engineering

Jan 1996 – Jan 2000

Birla Institute of Technology and Science, Pilani

MS — Microelectronics

Stackforce found 100+ more professionals with Dft & Very-large-scale Integration (vlsi)

Explore similar profiles based on matching skills and experience

Anshika Garg

Anshika Garg

Technology Program Manager

at Intel

Bengaluru, India11 yrs 2 mos exp
Technical RecruitingStrategic PlanningResearch and Development (R&D)
AS

Akshatha S

Accumulated Expertise

at Career-Wide Experience

Bengaluru, India0 mo exp
Nagaraj Panchal

Nagaraj Panchal

Testing and debugging

at Tejas Networks

Bengaluru, India0 mo exp
Printed Circuit Board DesignVerilog
Komal Singh

Komal Singh

Associate Staff Engineer

at Samsung Semiconductor

Jamshedpur, India5 yrs 5 mos exp
Functional VerificationUniversal Verification Methodology (UVM)
Rakesh yadav

Rakesh yadav

Lead Physical Design Engineer

at Quest Global

Hyderabad, India11 yrs exp
Mixed-Signal Integrated CircuitsPhysical Design
Sai Charan Elluru

Sai Charan Elluru

Staff Engineer

at Synopsys Inc

Hyderabad, India9 yrs 9 mos exp
Physical DesignStatic Timing Analysis
DP

Dhruv P

Technical Director

at Vibhuaya Technologies

Hyderabad, India15 yrs exp
System on a Chip (SoC)DFT methodologiesDFT strategies
Sudhanshu Kumar

Sudhanshu Kumar

Staff Engineer

at Samsung Semiconductor

Bengaluru, India4 yrs 9 mos exp
GPU ArchitectureCache Memory SubsystemDigital LogicDesign SpecificationsOral Communication