Rutwik Ajmera

Software Engineer

Bangalore Urban, Karnataka, India4 yrs experience
Highly Stable

Key Highlights

  • Experienced Physical Design Engineer at Qualcomm.
  • Strong foundation in Digital Circuit Design and Verilog.
  • Master's degree in VLSI Design with high academic performance.
Stackforce AI infers this person is a VLSI Design Engineer with expertise in Physical Design and Digital Circuit Design.

Contact

LinkedIn

Skills

Core Skills

Physical DesignDigital Circuit Design

Other Skills

VerilogSynopsys IC CompilercC++Adobe PhotoshopScilabDigital Image ProcessingImage ProcessingPython (Programming Language)Embedded SystemsMicrocontrollersAnalog Circuit DesignPerlTCL

Experience

4 yrs
Total Experience
4 yrs
Average Tenure
4 yrs
Current Experience

Qualcomm

2 roles

Physical Design Engineer

May 2022 – Present · 4 yrs

Physical DesignDigital Circuit DesignVerilogSynopsys IC Compiler

Interim Engineering Intern

Aug 2021 – May 2022 · 9 mos

Einfochips (an arrow company)

Completed Internship as ASIC Physical Design engineer at eInfochips (An Arrow Company)

Jan 2020 – Sep 2020 · 8 mos · Greater Ahmedabad Area

Education

Vellore Institute of Technology

Master of Technology - MTech — VLSI Design

Jan 2020 – Jan 2022

Dharamsinh Desai University

Bachelor of Technology - BTech — Electronics and Communications Engineering

Jan 2016 – Jan 2020

Stackforce found 100+ more professionals with Physical Design & Digital Circuit Design

Explore similar profiles based on matching skills and experience

Ria Rustagi

Ria Rustagi

Co-Founder and CEO

at Sychedelic

New Delhi, India9 yrs 5 mos exp
LeadershipEntrepreneurshipMental Health CareConsumer Electronics
Raj Kumar Koneti

Raj Kumar Koneti

Engineer

at MediaTek

Hyderabad, India10 mos exp
RAGHAVENDRA B NAGASHRITH

RAGHAVENDRA B NAGASHRITH

Senior Layout Designer

at Intel Corporation

Bengaluru, India11 yrs 1 mo exp
Layout DesignVLSI
Abhay Bansal

Abhay Bansal

Validation Engineer

at Intel Corporation

Pune, India4 yrs exp
Validation Engineering
Shreyan Jain

Shreyan Jain

Senior Applied Power Architect

at NVIDIA

Delhi, India9 yrs 8 mos exp
Power AnalysisLow Power Implementation
Robin Singh Som

Robin Singh Som

Senior Silicon Design Engineer

at AMD

Bangalore Urban, India2 yrs 10 mos exp
DebuggingArchitectureRTL Validation
HK

Haripriya K R

ASIC Engineer

at NVIDIA

Ananthapuramu, India5 yrs 8 mos exp
Application-Specific Integrated Circuits (ASIC)Very-Large-Scale Integration (VLSI)Low Power ChecksLayout Verification
G Vamsi Girish

G Vamsi Girish

Senior silicon Design Engineer

at AMD

Bengaluru, India3 yrs 10 mos exp
System on a Chip (SoC)Assertion Based VerificationInterconnect protocols