SATHEESH V

Software Engineer

Bengaluru, Karnataka, India8 yrs 9 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in leading engineering teams at Qualcomm.
  • Specialized in layout verification and physical verification.
  • Proficient in multiple programming and scripting languages.
Stackforce AI infers this person is a Semiconductor Engineering Specialist with strong leadership capabilities.

Contact

LinkedIn

Skills

Core Skills

Layout VerificationLeadership

Other Skills

Team ManagementLayout Versus Schematic (LVS)Design Rule Checking (DRC)PerlTcl-TkUnixGvimSedAwk

Experience

8 yrs 9 mos
Total Experience
4 yrs 4 mos
Average Tenure
4 yrs 8 mos
Current Experience

Qualcomm

2 roles

Senior Lead Engineer

Dec 2023 – Present · 2 yrs 5 mos

Layout VerificationLeadershipTeam Management

Senior Engineer

Sep 2021 – Dec 2023 · 2 yrs 3 mos

Cerium systems

Senior Engineer

Jul 2017 – Aug 2021 · 4 yrs 1 mo · Bengaluru, Karnataka, India

  • Layout Verification(Physical verification)
Layout Verification

Education

Jawaharlal Nehru Technological University College of Engineering, Pulivendula

Bachelor of Technology - BTech — Electronics and Communications Engineering

Jan 2013 – Jan 2017

Sri Chaitanya junior Kalasala, Chittoor

Intermediate — M.P.C

Jan 2011 – Jan 2013

Little Flower English Medium High School, Chittoor

S.S.C

Jan 2000 – Jan 2011

Stackforce found 100+ more professionals with Layout Verification & Leadership

Explore similar profiles based on matching skills and experience

VJ

Vitthal Joshi

Senior Silicon Design Engineer

at AMD

Bengaluru, India7 yrs 7 mos exp
Analog LayoutCadence Virtuoso
BH

Bhargav Hrishikesh

PDK QA Engineer

at Intel Corporation

Bengaluru, India8 yrs exp
PDK
Sudha Biradar

Sudha Biradar

Physical Design Engineer

at Intel Corporation

Bengaluru, India9 yrs 9 mos exp
Physical VerificationSystem on a Chip (SoC)Android DevelopmentAPI Development
TJ

THANUJA J

Bengaluru, India12 yrs 2 mos exp
Physical DesignVLSI
Dibyojyoti Kundu

Dibyojyoti Kundu

Senior Engineer

at Qualcomm

Bengaluru, India4 yrs 3 mos exp
Very-Large-Scale Integration (VLSI)Physical Design
Ravindra Kant

Ravindra Kant

Senior Physical Design Engineer

at L&T Semiconductor Technologies

Bengaluru, India9 yrs 9 mos exp
TimingPerl
SN

Sameer Nayak

Accumulated Expertise

at Career-Wide Experience

Faridabad, India0 mo exp
Shweta Jain

Shweta Jain

Staff Engineer

at Qualcomm

Bengaluru, India11 yrs 4 mos exp
Design Engineering