Mrinmay Dutta

Software Engineer

Bengaluru, Karnataka, India15 yrs 10 mos experience

Highly Stable

Key Highlights

Expert in CPU core architecture and design.
Proven track record in power efficiency improvements.
Strong leadership in semiconductor project management.

Stackforce AI infers this person is a semiconductor architecture expert with a focus on CPU design and power efficiency.

Contact

Skills

Core Skills

Computer ArchitectureAsic Design

Other Skills

VHDLVerilogCVery-Large-Scale Integration (VLSI)Application-Specific Integrated Circuits (ASIC)SemiconductorsSimulationsMachine LearningProject PlanningCircuit DesignIntegrated Circuits (IC)Team LeadershipStakeholder ManagementProblem SolvingRTL Design

About

Architect in PCore architecture team with vast experience in Execution Cluster uArch/design and architecture focusing on power efficiency improvement of PCore.

Experience

15 yrs 10 mos

Total Experience

15 yrs 10 mos

Average Tenure

15 yrs 10 mos

Current Experience

Intel corporation

6 roles

Principal Engineer

Promoted

Mar 2024 – Present · 2 yrs 1 mo

CPU Core Architect

VHDLVerilogCVery-Large-Scale Integration (VLSI)Application-Specific Integrated Circuits (ASIC)Semiconductors+19

Senior Technical Lead

Promoted

Apr 2019 – Feb 2024 · 4 yrs 10 mos

CPU Core Architect

RTL Team Lead

Apr 2016 – Mar 2019 · 2 yrs 11 mos

Sr. Logic Designer

Promoted

Apr 2014 – Mar 2016 · 1 yr 11 mos

Logic Designer

Promoted

Oct 2011 – Mar 2014 · 2 yrs 5 mos

Custom Circuit Designer

Jan 2010 – Sep 2011 · 1 yr 8 mos

Education

Indian Institute of Science (IISc)

Master's degree — Electronics Design

Jan 2007 – Jan 2009

Indian Institute of Engineering Science and Technology (IIEST), Shibpur

Bachelor of Engineering - BE

Jan 2003 – Jan 2007

Stackforce found 100+ more professionals with Computer Architecture & Asic Design

Explore similar profiles based on matching skills and experience

Chirag Kakani

Senior Verification Engineer

at NVIDIA

Bengaluru, India9 yrs 8 mos exp

VerilogSystemVerilog

Ajeet Kumar

Staff Engineer

at MediaTek

Bengaluru, India14 yrs 5 mos exp

Static Timing AnalysisLow-power Design

Baranidharan Sivapatham

Vice President : FPGA

at Barclays

Singapore, Singapore20 yrs 8 mos exp

ASICFPGASRESoCTrading Platforms

Udit Kumar

Sr. Manager Silicon Design

at AMD

Noida, India21 yrs 7 mos exp

ASICFunctional Verification

Jigar Patel

Staff Engineer

at MediaTek

Bengaluru, India11 yrs 1 mo exp

ASICMemory Layout Design

Saurabh Arora

Senior Staff Engineer

at Qualcomm

Delhi, India13 yrs exp

Vinod Kumar B

Staff Engineer

at MediaTek

Bengaluru, India7 yrs 11 mos exp

Physical DesignStatic Timing Analysis

Ketan Sisodia

GPU Logic Design Engineer

at Intel Corporation

Bengaluru, India4 yrs 11 mos exp

Graphics Processing UnitRTL Design