L

Lavanya pudutha

Software Engineer

Hyderabad, Telangana, India7 yrs 8 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in System Verilog and performance verification.
  • Strong background in FPGA prototyping and automation.
  • Proficient in memory technologies and GFX architecture.
Stackforce AI infers this person is a Semiconductor Engineering Specialist with expertise in performance verification and FPGA prototyping.

Contact

LinkedIn

Skills

Core Skills

Fpga PrototypingScripting

Other Skills

VivadoTCLShellSystemVerilogVerilogTCL scriptingField-Programmable Gate Arrays (FPGA)PrototypingXilinx VivadoPerl ScriptPerlComputer ArchitecturePerformance Analysis

About

* Expertise in System Verilog, C, C++ * Knowledge on Computer architecture, have better understanding in GFX architecture and required blocks in the GFX * Expertise in understanding Memory Technologies. DDR/LPDDR * Expertise in Test Plan making for Performance Verification at SOC level * Expertise in automation using scripting languages like perl, shell, bash, TCl

Experience

7 yrs 8 mos
Total Experience
3 yrs 10 mos
Average Tenure
6 yrs 9 mos
Current Experience

Amd

2 roles

Senior Silicon design engineer

Promoted

Jul 2022 – Present · 3 yrs 10 mos

Silicon Design Engineer 2

Jul 2019 – Jun 2022 · 2 yrs 11 mos

  • Performance verification Engineer

Xilinx

Intern

Jun 2018 – May 2019 · 11 mos · Hyderabad Area, India

  • 1.Gained Experience On FPGA Prototyping
  • 2.Used Vivado tool for building designs for prototyping
  • 3.worked on ZYNQ SOC
  • 4.Gained Knowledge on scripting : TCL,Shell
FPGA PrototypingVivadoTCLShellScripting

Education

National Institute of Technology Warangal

Master of Technology - MTech — VLSI System Design

Jan 2017 – Jan 2019

Stackforce found 100+ more professionals with Fpga Prototyping & Scripting

Explore similar profiles based on matching skills and experience

Harsh Verma

Harsh Verma

Software System Designer - 2

at AMD

Bengaluru, India6 yrs 1 mo exp
Xilinx VivadoSynopsys Design Compiler
babu suresh achanta

babu suresh achanta

Principal Engineer

at Broadcom Inc.

Andhra Pradesh, India19 yrs 11 mos exp
VLSIFunctional Verification
Pratul Aggarwal

Pratul Aggarwal

R&D Engineer Sr I

at Synopsys Inc

North Delhi, India9 yrs 8 mos exp
Rituj Beniwal

Rituj Beniwal

Module Lead (FPGA)

at LOGIC FRUIT TECHNOLOGIES

Kanpur Nagar, India5 yrs 9 mos exp
EngineeringProblem Solving
Mithunrajmohan K

Mithunrajmohan K

Staff Engineer

at Qualcomm

Bengaluru, India10 yrs 6 mos exp
Tarun Kumar

Tarun Kumar

Senior Verification Engineer

at NVIDIA

Bengaluru, India4 yrs 10 mos exp
Functional VerificationDigital DesignDesign Verification
Satabdi D.

Satabdi D.

Software Development Manager

at Amazon Web Services (AWS)

Boston, United States19 yrs 10 mos exp
Engineering ManagementSoftware Development
Harsh Mavani

Harsh Mavani

SDE 3

at Flipkart

South Goa, India6 yrs 10 mos exp
Technical LeadershipSystem DevelopmentProgrammingAnalytical Skills