Surekha Madasu

Software Engineer

Guntur, Andhra Pradesh, India2 yrs 2 mos experience

Highly Stable

Key Highlights

Proficient in Digital Design and Verification.
Hands-on experience with Perl and Shell Scripting.
Strong foundation in VLSI and SystemVerilog.

Stackforce AI infers this person is a Digital Design Engineer with expertise in ASIC development.

Contact

Skills

Core Skills

Digital Design

Other Skills

PerlShell ScriptingDigital DesignsSystemVerilogTCLMicrosoft AzureVery-Large-Scale Integration (VLSI)Verilog

Experience

2 yrs 2 mos

Total Experience

2 yrs 2 mos

Average Tenure

Current Experience

Synopsys inc

2 roles

ASIC Digital Design engineer

Nov 2023 – Jan 2026 · 2 yrs 2 mos · Bengaluru, Karnataka, India · Hybrid

PerlShell ScriptingDigital Design

Intern

Oct 2022 – Nov 2023 · 1 yr 1 mo · Bengaluru, Karnataka, India · Hybrid

Maven silicon

Design and verification trainee at maven silicon

Nov 2021 – Sep 2022 · 10 mos · Bangalore

Digital DesignsSystemVerilogDigital Design

Education

Jntukakinada

Bachelor of Technology - BTech

Jul 2017 – Oct 2021

Stackforce found 100+ more professionals with Digital Design

Explore similar profiles based on matching skills and experience

Shubham M.

Associate Product Manager

at Augmont | Gold For All

India2 yrs 10 mos exp

Product ManagementGrowth Product ManagementEnterprise Resource Planning (ERP)Requirements AnalysisUser Experience Design (UED)

Sushil Sirsat

Research Scholar

at Visvesvaraya National Institute of Technology

India12 yrs 7 mos exp

Analog Integrated Circuit DesignSignal Integrity

ABHINANDAN .

Analog Design Engineer (External)

at Synopsys Inc

Una, India2 yrs exp

Analog Circuit Design

Sreekanth Billupati

Digital Design Engineer

at C2i Semiconductors

Sri Potti Sriramulu Nellore, India6 yrs 11 mos exp

Product Design5G New Radio (NR)Team Leadership

Prashanth K S

Senior Associate Technology L1

at Publicis Sapient

Bengaluru, India4 yrs 2 mos exp

Adobe Experience Manager (AEM)Core Java

Varun Kumar

Synthesis/STA Engineer (Contractor)

at AMD

Hyderabad, India1 yr 1 mo exp

Integrated Circuit DesignPhysical Design

Neeraj Parmar

Intern

at AMD

Indore, India5 mos exp

Field-Programmable Gate Arrays (FPGA)

Vijayalaxmi Raddiyavar

SRAM library validation

at Intel

Bengaluru, India4 yrs 6 mos exp

SRAMLibrary ValidationComponent DesignPDK ValidationSimulation