Sai Teja — Product Engineer
Design Verification Engineer with expertise in System Verilog, UVM, and functional verification. Skilled in testbench development, debugging and coverage analysis.
Stackforce AI infers this person is a Design Verification Engineer specializing in hardware verification and testing methodologies.
Location: Hyderabad, Telangana, India
Experience: 2 yrs 11 mos
Career Highlights
- Expert in System Verilog and UVM for functional verification.
- Proficient in testbench development and debugging.
- Strong analytical skills in coverage analysis.
Work Experience
Bosch Global Software Technologies
Associate Hardware Engineer (2 yrs 11 mos)
Intern (4 mos)
Education
Bachelor of Technology - BTech at Amrita Vishwa Vidyapeetham