Sumanth U

Software Engineer

Bengaluru, Karnataka, India3 yrs 11 mos experience
Highly Stable

Key Highlights

  • Experienced in analog layout design for memory IPs.
  • Hands-on internship experience in semiconductor technology.
  • Proficient in multiple programming languages relevant to embedded systems.
Stackforce AI infers this person is a Semiconductor Layout Engineer with expertise in analog design and memory technologies.

Contact

LinkedIn

Skills

Core Skills

Layout Design

Other Skills

Embedded SystemsNon-Volatile Memory IPPython (Programming Language)BashC (Programming Language)8051 Microcontroller

About

Currently working as an Analog Layout Design Engineer in the NVM memory IP team.

Experience

3 yrs 11 mos
Total Experience
3 yrs 11 mos
Average Tenure
3 yrs 11 mos
Current Experience

Texas instruments

2 roles

Analog Layout Engineer

Jul 2022 – Present · 3 yrs 11 mos · Bengaluru, Karnataka, India · On-site

Layout DesignEmbedded Systems

Analog Layout Intern

Jan 2022 – Jul 2022 · 6 mos · Bengaluru, Karnataka, India · On-site

  • Complete layout design of a fast OTP Non-Volatile Memory IP in 90nm.
Layout DesignNon-Volatile Memory IP

Education

UVCE

Bachelor of Technology - BTech — Electronics and Communication Engineering

Jan 2019 – Jan 2022

S.J(Govt) Polytechnic Bangalore

Diploma — Electronics and Communications Engineering

Jul 2016 – Jun 2019

Stackforce found 100+ more professionals with Layout Design

Explore similar profiles based on matching skills and experience

Sreenu R J

Sreenu R J

Senior Product Designer

at INTIGLY

Bengaluru, India2 yrs 3 mos exp
User Interface DesignUX ResearchVisual Design
Shubham Yadav

Shubham Yadav

Senior Design Engineer

at Synopsys Inc

Bengaluru, India4 yrs 2 mos exp
Standard Cell Layout DesignPhysical DesignLayout Design
Allen Nguyen

Allen Nguyen

SOC Physical Design Engineer

at Synopsys Inc

Ho Chi Minh City, Vietnam5 yrs 3 mos exp
Physical DesignApplication-Specific Integrated Circuits (ASIC)
Ashutosh Rao

Ashutosh Rao

R&D Engineer

at Synopsys Inc

Bengaluru, India4 yrs 4 mos exp
Static Timing AnalysisCircuit DesignHardware Security
Abhijeet Shahapurkar

Abhijeet Shahapurkar

Staff Engineer

at Synopsys Inc

Bengaluru, India4 yrs 5 mos exp
Digital IC DesignPhysical Design
Levon Davtyan

Levon Davtyan

R&D Engineering, Manager

at Synopsys Inc

Yerevan, Armenia9 yrs 3 mos exp
Research and Development (R&D)Very-Large-Scale Integration (VLSI)
Mai Pasha Mohammad

Mai Pasha Mohammad

Lead Physical design engineer

at Radiant Semiconductors

Bengaluru, India4 yrs 6 mos exp
Physical DesignAutomationPhysical Verification
Ahmed Herzallah

Ahmed Herzallah

Application Engineer

at Bridgz

Ramallah9 yrs 2 mos exp
Synopsys toolsIntegrated Circuits (IC)Very-Large-Scale Integration (VLSI)