A

Ashish Maurya

Associate Consultant

New Delhi, Delhi, India2 yrs 10 mos experience
Highly Stable

Key Highlights

  • M.Tech in VLSI Design from IIT Jammu.
  • GATE qualified in 2022 and 2023.
  • Strong foundation in VLSI and circuit design.
Stackforce AI infers this person is a VLSI Design specialist with a focus on integrated circuits and analog systems.

Contact

Skills

Other Skills

VerilogC++SystemVerilogXilinx VivadoCadence VirtuosoSTACMOS TechnologyAnalog FiltersAnalog Circuit DesignAnalog & mixed signal DesignIntegrated Circuits (IC)Radio Frequency Integrated Circuit (RFIC)Synopsys SentaurusPhysics of TransistorSolid State Devices

Experience

2 yrs 10 mos
Total Experience
2 yrs 10 mos
Average Tenure
2 yrs 10 mos
Current Experience

Indian institute of technology jammu

2 roles

Teaching Assistant

Aug 2023Present · 2 yrs 10 mos

Student

Aug 2023Aug 2025 · 2 yrs

Education

Indian Institute of Technology Jammu

M.Tech — VLSI DESIGN

Aug 2023Jun 2025

Dr. A.P.J. Abdul Kalam Technical University

Bachelor of Technology - BTech — ECE

Stackforce found 100+ more professionals with Verilog & C++

Explore similar profiles based on matching skills and experience