Karthik Giddalur

Software Engineer

Bengaluru, Karnataka, India8 yrs 1 mo experience

Highly Stable

Key Highlights

2 years of experience in Analog Layout.
Skilled in Integrated Circuits and Mixed-Signal IC Design.
Currently a Sr. Analog Layout Engineer.

Stackforce AI infers this person is a skilled Analog Layout Engineer in the semiconductor industry.

Contact

Skills

Core Skills

Integrated Circuits (ic)Mixed-signal Ic Design

Other Skills

Cadence Virtuoso Layout EditorCadence VirtuosoApplication-Specific Integrated Circuits (ASIC)Floorplanning

About

I have 2 years of experience in Analog Layout. If there is any vacancies please let me know

Experience

8 yrs 1 mo

Total Experience

5 yrs 11 mos

Average Tenure

2 yrs 3 mos

Current Experience

Techmahindra cerium

Sr. Analog layout engineer

Mar 2024 – Present · 2 yrs 3 mos · Bengaluru, Karnataka, India · On-site

Integrated Circuits (IC)Cadence Virtuoso Layout EditorCadence VirtuosoApplication-Specific Integrated Circuits (ASIC)FloorplanningMixed-Signal IC Design

Krisemi design technologies pvt ltd

Analog Engineer

May 2018 – May 2024 · 6 yrs · Bengaluru Area, India

Integrated Circuits (IC)

Krisemi

I have 4 years of experience in analog layout

May 2018 – Mar 2024 · 5 yrs 10 mos · Bengaluru Area, India

Integrated Circuits (IC)

Stackforce found 100+ more professionals with Integrated Circuits (ic) & Mixed-signal Ic Design

Explore similar profiles based on matching skills and experience

Sushil Sirsat

Research Scholar

at Visvesvaraya National Institute of Technology

India12 yrs 7 mos exp

Analog Integrated Circuit DesignSignal Integrity

Sreekanth Billupati

Digital Design Engineer

at C2i Semiconductors

Sri Potti Sriramulu Nellore, India6 yrs 11 mos exp

Product Design5G New Radio (NR)Team Leadership

Ayush Tiwari

Deputy Engineer

at Bharat Electronics Limited

Varanasi, India3 yrs 11 mos exp

Embedded SystemsPython (Programming Language)Cryptography

Neeraj Parmar

Intern

at AMD

Indore, India5 mos exp

Field-Programmable Gate Arrays (FPGA)

Vijayalaxmi Raddiyavar

SRAM library validation

at Intel

Bengaluru, India4 yrs 6 mos exp

SRAMLibrary ValidationComponent DesignPDK ValidationSimulation

Sheik Abdullah

Senior Staff Application Engineer - SERDES IP

at Synopsys Inc

Bengaluru, India16 yrs 5 mos exp

Semiconductor IPTechnical RequirementsEDA

Seva Sadan

Lead Application Engineer

at Cadence Design Systems

India6 yrs 10 mos exp

Physical DesignSoC Design

Gudi Venkata Sai Praveen

Senior Member of Technical Staff

at Siemens EDA (Siemens Digital Industries Software)

Gopavaram, India2 yrs 10 mos exp

RTL DesignInterlakenEthernetComputer ArchitectureEmbedded Systems