Parijat Guhathakurta

Software Engineer

India1 yr 11 mos experience

Key Highlights

  • Senior RTL Design Engineer with strong VLSI expertise.
  • Experience in full stack development and database management.
  • Proven skills in simulation and static timing analysis.
Stackforce AI infers this person is a VLSI and Software Development specialist with a focus on RTL design and full stack technologies.

Contact

LinkedIn

Skills

Core Skills

Rtl DesignSpring Boot

Other Skills

simulationAs-400Static Timing AnalysisLintCCFCDCAMBA AHBAMBA APBElectronic devicesDigital LogicDatabase Management System (DBMS)HTML5Core JavaJavaDatabases

About

VLSI enthusiasts

Experience

1 yr 11 mos
Total Experience
1 yr 11 mos
Average Tenure
1 yr 11 mos
Current Experience

Mediatek

2 roles

Senior Engineer

Jul 2024 – Present · 1 yr 10 mos · Bengaluru, Karnataka, India

RTL Designsimulation

Graduate Intern

Aug 2023 – Aug 2024 · 1 yr · Bengaluru, Karnataka, India

Cognizant

2 roles

Programme analyst trainee

Apr 2022 – Jul 2022 · 3 mos · Kolkata, West Bengal, India

As-400

Programme Analyst trainee

Jan 2021 – Jun 2021 · 5 mos

  • full stack developer
Spring Boot

Education

Vellore Institute of Technology

Master of Technology - MTech — VLSI DESIGN

Sep 2022 – Aug 2024

Maulana Abul Kalam Azad University of Technology, West Bengal formerly WBUT

Bachelor of Technology - BTech

Jan 2017 – Jan 2021

Stackforce found 100+ more professionals with Rtl Design & Spring Boot

Explore similar profiles based on matching skills and experience

Anand Shanmugam S

Anand Shanmugam S

Manager - Hardware - Power Architecture & ASIC

at NVIDIA

Bengaluru, India14 yrs 10 mos exp
LowPower ArchitectureManagementVerificationProject ManagementRTL Design
Udit Kumar

Udit Kumar

Sr. Manager Silicon Design

at AMD

Noida, India21 yrs 9 mos exp
ASICFunctional Verification
SS

Sunil Sampannavar

ASIC Engineer

at Quest Global

Bengaluru, India6 mos exp
ASICFunctional Verification
Shashank Chaurasia

Shashank Chaurasia

Director Technical Marketing

at Logic Fruit Technologies

Gurugram, India15 yrs exp
FPGATechnical Marketing
AM

Abhishek Mittal

Principal Engineer

at Broadcom

Bengaluru, India16 yrs 11 mos exp
VLSIASIC
Aditya Verma

Aditya Verma

Senior Lead Engineer

at Qualcomm

Bengaluru, India7 yrs 9 mos exp
Harshad Kulkarni

Harshad Kulkarni

Lead FPGA Design Engineer

at Baker Hughes

Pune, India9 yrs 8 mos exp
Bharathi, V

Bharathi, V

Principal Engineer - Senior Technologist - Platform Power-n-Performance

at Intel Corporation

Bengaluru, India32 yrs 5 mos exp
VLSIASIC