Parthiban Dhanapal — DevOps Engineer
Physical design engineer since 2011. Proficient in block level and top level PD and sta closure. Have been part multiple TO at different nodes, with latest being 3nm.
Stackforce AI infers this person is a Physical Design Engineer with expertise in advanced semiconductor technologies.
Location: Chennai, Tamil Nadu, India
Experience: 14 yrs 8 mos
Career Highlights
- Over a decade of experience in physical design engineering.
- Expertise in block level and top level PD and STA closure.
- Contributed to multiple tape-outs, including cutting-edge 3nm technology.
Work Experience
NVIDIA
Principal Physical Design Engineer (3 mos)
Senior Physical Design Engineer (2 yrs 4 mos)
Qualcomm
Staff Engineer (3 yrs 11 mos)
Senior Lead Engineer (3 yrs 2 mos)
Wireless Communications startup
Senior Engineer (5 mos)
NVIDIA
Senior Physical Design Engineer (1 yr 5 mos)
Physical Design Engineer (3 yrs 2 mos)
Education
Master of Technology (M.Tech.) at National Institute of Technology, Tiruchirappalli
Bachelor of Engineering (B.E.) at Easwari Engg College, Chennai