Rahul Baiju

Product Engineer

Bengaluru, Karnataka, India4 yrs 8 mos experience

Key Highlights

Expert in GPU validation and lab management.
Proficient in debugging complex hardware/software issues.
Strong cross-functional collaboration skills.

Stackforce AI infers this person is a Hardware Engineer specializing in GPU validation and lab management.

Contact

Skills

Core Skills

Hardware ValidationLab ManagementTestbed Management

Other Skills

ScopeDAQDMMMicrosoft OfficePower BIDebuggingCross-functional CoordinationLab InstrumentationAllegroBoard Level DebugInventory ManagementMicrosoft Power BIBoard Bring-upTestingTroubleshooting

About

I'm a Hardware Engineer with hands-on experience in system-level hardware validation, lab infrastructure setup, and cross-functional collaboration across GPU and networking platforms. At NVIDIA, I work as an SIT Farm Engineer, contributing to the validation of next-gen GPUs (Blackwell, Client platforms). I focus on lab setup, Power-On and PVT debugging, and use tools like Power BI to monitor and track board enablement progress. Previously at Harman Connected Services, I partnered with Intel’s Programmable Solutions Group, validating Smart NICs, PCIe, and CXL interfaces. I managed testbeds, performed board-level debugging, and maintained lab tools such as oscilloscopes, PCIe analyzers, Ixia, and Spirent. I'm passionate about solving complex hardware/software issues, enabling stable test environments, and streamlining validation processes. My technical stack includes Python, Bash, Linux, and a wide range of lab instrumentation. I aim to bridge the gap between hardware development and system readiness by bringing efficiency, clarity, and structure to lab operations.

Experience

4 yrs 8 mos

Total Experience

1 yr 11 mos

Average Tenure

9 mos

Current Experience

Nvidia

HW QA Engineer

Feb 2024 – Jul 2025 · 1 yr 5 mos · Bengaluru · On-site

As an SIT Farm Engineer at NVIDIA, I work on enabling and validating next-gen GPUs (Blackwell, Client platforms). My responsibilities span across lab infrastructure management, debugging during Power-On and PVT stages, and coordinating with cross-functional teams to ensure robust validation environments.
Key Responsibilities & Achievements:
Led validation efforts for cutting-edge GPUs, ensuring quality and performance in early development phases.
Managed setup planning, chip distribution, and optimized lab resource utilization.
Developed and maintained Power BI dashboards to visualize board enablement status, enabling efficient tracking and prioritization of lab tasks.
Collaborated with chip leads, project managers, and software developers to resolve critical validation issues and ensure alignment across teams.
Facilitated early Power-On validation, debugged complex hardware/software integration challenges, and contributed to test strategy formulation.
Validated the Best Known Configuration (BKC) for the SSG team by executing basic sanity checks and ensuring system readiness.
Actively involved in lab space planning, hardware allocation, and ensuring smooth execution of bring-up activities.

ScopeDAQDMMMicrosoft OfficeHardware ValidationLab Management

Harman india

Associate Product Engineer

Sep 2021 – Feb 2024 · 2 yrs 5 mos · Banglore

Worked as a Hardware Validation Engineer in collaboration with Intel’s Programmable Solutions Group, specializing in advanced technologies such as Smart NICs, PCIe, and CXL. Played a key role in hardware bring-up and validation of Intel FPGA boards and Intel Xeon processor platforms.
Key Responsibilities & Achievements:
Validated cutting-edge hardware components, including Smart NICs, PCIe, and CXL interfaces, for Intel Xeon processor and FPGA platforms.
Responsible for RVP (Reference Validation Platform) platforms and development kit enablement/debugging across Intel FPGA and Xeon processor board ecosystems.
Developed and maintained robust hardware testbeds; performed board-level debugging and managed laboratory equipment setup for Intel Xeon processor-based systems.
Maintained comprehensive records of platform health, board allocation, and ensured optimal operation of testbeds supporting Intel Xeon platforms.
Executed BKC (Best Known Configuration) sanity checks and performed initial triage to guarantee platform readiness prior to handover to the Silicon Validation (SV) team.
Supported PnP (Plug and Play) and PVT (Production Validation Testing) activities by enabling thermal setups and monitoring board functionality on Xeon processor platforms.
Managed and optimized hardware farm infrastructure to facilitate scalable validation workflows for Xeon-based validation efforts.
Extensive hands-on experience with industrial lab instruments: Protocol Analyzers, Logic Analyzers, Oscilloscopes, Function Generators, DAQ, Spirent, and IXIA.
Conducted hardware sanity checks and ensured on-time readiness of Xeon processor systems for project milestone validations.