Sharmila M. — DevOps Engineer
Stackforce AI infers this person is a Semiconductor Verification Engineer with expertise in digital design and verification methodologies.
Experience: 2 yrs 1 mo
Skills
- Universal Verification Methodology (uvm)
- Systemverilog
- Digital Electronics
- Verilog
- Html
- Cascading Style Sheets (css)
Career Highlights
- Experienced in Digital Design and Verification.
- Proficient in Universal Verification Methodology (UVM).
- Mentored VLSI aspirants in frontend design and verification.
Work Experience
SmartSoC Solutions Pvt Ltd
Design Verification Engineer (1 yr 10 mos)
Maven Silicon
Project Intern (3 mos)
Advanced VLSI Design and Verification (8 mos)
Wipro
Project Engineering Intern (2 mos)
Education
Bachelor of Technology - Electronics and Communication Engineering at JNTU Gurajada Vizianagaram