Sumit Gupta

DevOps Engineer

Indore, Madhya Pradesh, India7 yrs 10 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Lead Design Engineer at Cadence Design Systems
  • Expert in Analog Circuit Design and Cadence Virtuoso
  • Strong foundation in VLSI system design
Stackforce AI infers this person is a VLSI Design Engineer with expertise in analog circuit design.

Contact

LinkedIn

Skills

Core Skills

Analog Circuit DesignCadence Virtuoso

Other Skills

C (Programming Language)

Experience

7 yrs 10 mos
Total Experience
3 yrs 11 mos
Average Tenure
7 yrs
Current Experience

Cadence design systems

2 roles

Lead Design Engineer

Promoted

Jun 2022 – Present · 4 yrs

Cadence VirtuosoAnalog Circuit Design

Design Engineer II

Jun 2019 – Jul 2022 · 3 yrs 1 mo

Western digital

Intern@Sandisk (a Western digital unit)

Jul 2018 – May 2019 · 10 mos · Bengaluru Area, India

Education

National Institute of Technology Warangal

Master's degree — VLSI system design

Devi Ahilya Vishwavidyalaya

Bachelor's degree — Electronics and Telecommunication Engineering

Jan 2011 – Jan 2015

Jawahar Navodaya Vidyalaya - JNV

Maths — Science

Stackforce found 100+ more professionals with Analog Circuit Design & Cadence Virtuoso

Explore similar profiles based on matching skills and experience

Sushil Sirsat

Sushil Sirsat

Research Scholar

at Visvesvaraya National Institute of Technology

India12 yrs 7 mos exp
Analog Integrated Circuit DesignSignal Integrity
ABHINANDAN .

ABHINANDAN .

Analog Design Engineer (External)

at Synopsys Inc

Una, India2 yrs exp
Analog Circuit Design
DP

Devesh Prajapat

Analog Circuit Design Engineer II

at Cadence

Bikaner, India3 yrs 4 mos exp
Mixed-Signal IC DesignAnalog Integrated Circuit DesignDigital Circuit Design
Varun Kumar

Varun Kumar

Synthesis/STA Engineer (Contractor)

at AMD

Hyderabad, India1 yr 1 mo exp
Integrated Circuit DesignPhysical Design
Ayush Tiwari

Ayush Tiwari

Deputy Engineer

at Bharat Electronics Limited

Varanasi, India3 yrs 11 mos exp
Embedded SystemsPython (Programming Language)Cryptography
Soma Sekhar Bolla

Soma Sekhar Bolla

Lead Analog Validation Engineer

at NXP Semiconductors

Noida, India5 yrs 9 mos exp
ValidationSignal IntegritySystems Design
Neeraj Parmar

Neeraj Parmar

Intern

at AMD

Indore, India5 mos exp
Field-Programmable Gate Arrays (FPGA)
Vijayalaxmi Raddiyavar

Vijayalaxmi Raddiyavar

SRAM library validation

at Intel

Bengaluru, India4 yrs 6 mos exp
SRAMLibrary ValidationComponent DesignPDK ValidationSimulation