V

Viet Nguyen

Software Engineer

Ho Chi Minh City, Vietnam3 yrs 11 mos experience

Key Highlights

  • Expert in CPU and memory design.
  • Proficient in flow development and signoff processes.
  • Strong background in RTL/SDC/UPF clean-up.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in CPU and memory design.

Contact

vietsona1k51ltt@gmail.comLinkedIn

Skills

Core Skills

Cpu DesignFlow DevelopmentSram DesignMemory Design

Other Skills

RTL/SDC/UPF Clean-upDerating preparationSignoff STA & ECOBasic IREM knowledgeBasic PnR flowSynthesisLDRC/FM/GCA CheckPower analysisAutomatic Checklist improvementSignOff STA & ECO

Experience

3 yrs 11 mos
Total Experience
2 yrs 6 mos
Average Tenure
1 yr 5 mos
Current Experience

Synopsys inc

2 roles

Senior Design Engineer

Promoted

Apr 2026 – Present · 2 mos · Ho Chi Minh City, Vietnam · On-site

  • Project:
  • + CPU design 12nm@1.5GHz.
  • Role:
  • + Input (RTL/SDC/UPF) Clean-up.
  • + Derating preparation.
  • + Flow development.
  • + Signoff STA & ECO (PT/PC).
  • + Basic IREM (StaticIR) knowledge.
  • + Basic PnR flow to Chipfinish.
CPU designRTL/SDC/UPF Clean-upDerating preparationFlow developmentSignoff STA & ECOBasic IREM knowledge+1

Junior Design Engineer

Jan 2025 – Apr 2026 · 1 yr 3 mos · Ho Chi Minh City, Vietnam · On-site

  • Prject Field:
  • + Sram Design ( 16nm, 3nm, 2nm).
  • + CPU Design 12nm@2.4GHz.
  • Role:
  • + Synthesis (FC).
  • + RTL/SDC/UPF Clean-up.
  • + FM (w/, wo/ UPF), GCA, VCLP, LINT/SDC Check.
  • + Flow development (FPM/P4).
  • + SignOff STA & ECO (PT/PC).
Sram DesignCPU DesignSynthesisRTL/SDC/UPF Clean-upFlow developmentSignOff STA & ECO

Adtechnology

Junior Design Engineer

Jul 2022 – Jan 2025 · 2 yrs 6 mos · Vietnam · On-site

  • Project Filed:
  • + Memory Design (7nm, 4nm).
  • Role:
  • + LDRC/FM/GCA Check.
  • + Signoff STA & ECO (PT/Tweaker).
  • + Power analysis (PTPX).
  • + Automatic Checklist improvement.
Memory DesignLDRC/FM/GCA CheckSignoff STA & ECOPower analysisAutomatic Checklist improvement

Education

HCMC University of Technology and Engineering

Engineer's degree — Computer Engineering

Stackforce found 100+ more professionals with Cpu Design & Flow Development

Explore similar profiles based on matching skills and experience

ABHINANDAN .

ABHINANDAN .

Analog Design Engineer (External)

at Synopsys Inc

Una, India2 yrs exp
Analog Circuit Design
Varun Kumar

Varun Kumar

Synthesis/STA Engineer (Contractor)

at AMD

Hyderabad, India1 yr 1 mo exp
Integrated Circuit DesignPhysical Design
Devaraj N

Devaraj N

Senior Mobile Developer

at Amazon

Bengaluru, India9 yrs 10 mos exp
iOS DevelopmentMobile Application Development
Vijayalaxmi Raddiyavar

Vijayalaxmi Raddiyavar

SRAM library validation

at Intel

Bengaluru, India4 yrs 6 mos exp
SRAMLibrary ValidationComponent DesignPDK ValidationSimulation
Paul P Varghese

Paul P Varghese

Manager - Credit Risk Analytics

at Axis Bank

Pathanamthitta, India4 yrs 10 mos exp
Credit Risk ManagementRisk ReportingData AnalysisMachine LearningAI Solutions
Anup Singh

Anup Singh

Senior EDA Engineer

at Quantum Motion

London, United Kingdom6 yrs 7 mos exp
PDK DevelopmentAnalog IC DesignEDA Tool Integration
baki tezel

baki tezel

memory designer

at Synopsys

Eindhoven, Netherlands27 yrs 2 mos exp
SemiconductorsIntegrated Circuit Design
Ragadeep Bezawada

Ragadeep Bezawada

Principal Engineer

at TSMC

San Jose, United States14 yrs 4 mos exp
Physical DesignASICCPU DesignPnR (Place and Route)GSP Processor Expertise