V

vishal paramane

CEO

Bengaluru, Karnataka, India0 mo experience

Key Highlights

  • Expertise in DFT methodologies and tools.
  • Strong foundation in Electronics Engineering.
  • Proficient in Automatic Test Pattern Generation.
Stackforce AI infers this person is a DFT Engineer with a focus on VLSI design and testing methodologies.

Contact

LinkedIn

Skills

Other Skills

DFT ENGINEERCurriculum DesignScan InsertionAutomatic Test Pattern Generation (ATPG)scan compressionBscan

About

DFT Engineer,JTAG,SCAN,ATPG,Simulation.

Education

VLSI DESIGN ENGINEER

TRAINING ON DESIGN FOR TESTABILITY — DFT VLSI

Jan 2018 – Jan 2018

DKTE'S Textile and Engineering Institute - An Empowered Autonomous Institute

Master's degree — Electronics Enginnering

Jan 2011 – Jan 2013

Stackforce found 100+ more professionals with DFT ENGINEER & Curriculum Design

Explore similar profiles based on matching skills and experience

Ankit Fule

Ankit Fule

Senior Manager - Battery Manufacturing

at Reliance Industries Limited

Gujarat, India3 yrs 11 mos exp
Battery ManufacturingProcess Improvement
Subrata Roy

Subrata Roy

Director

at NVIDIA

Bengaluru, India25 yrs 1 mo exp
EDADFTC++HDLFPGA
AK

ASHISH KUMAR

Design for test

at DeFT Semiconductors Pvt Ltd

Bengaluru, India4 yrs exp
Joint Test Action Group (JTAG)Automatic Test Pattern Generation (ATPG)
ND

Navaneetha Krishnan D

DFT Engineer

at Sykatiya Technologies Pvt Ltd

Salem, India2 yrs exp
DFTVery-Large-Scale Integration (VLSI)
M.

Mandeep .

Senior Engineer - DFT

at Qualcomm

Noida, India3 yrs 3 mos exp
DFTTest Coverage
MD

MD Danish

DFT Engineer

at Qualcomm

Noida, India3 yrs 11 mos exp
MBISTDFT
GG

Gaurav Gupta

Sr.Design Engineer

at Insemi Technology Services Pvt. Ltd.

Bengaluru, India3 yrs 6 mos exp
DFTDigital ElectronicsEmbedded Systems
HD

HARISH DAMARLA

Associate III - VLSI

at UST

Bayan Lepas, Malaysia7 yrs 4 mos exp
ATPGDFTMBIST