Saptarshi Halder

Software Engineer

Bengaluru, Karnataka, India9 yrs 9 mos experience

Key Highlights

  • Expert in RTL design and microarchitecture.
  • Proven track record in SoC integration.
  • Experience with leading tech companies like Meta and Google.
Stackforce AI infers this person is a semiconductor design engineer specializing in RTL and SoC architectures.

Contact

LinkedIn

Skills

Core Skills

Rtl DesignSoc IntegrationSilicon Digital DesignLow Power DesignIp Logic DesignNetworking

Other Skills

MicroarchitecturePCIe SubsystemARM CPU SubsystemHigh-Speed DMA Controller IPTensor SOCCPU SubsystemPlatform SecurityEthernetPCIeDebug/DFDRTL SynthesisUPFLintClock Domain Crossing (CDC)Hardware Security

About

Experienced RTL Design Engineer with an excellent track record in the Micro-architecture, RTL design and Integration of IP/Subsystem/SoC.

Experience

Meta

ASIC Design Engineer

Jun 2024 – Present · 1 yr 9 mos · Bengaluru, Karnataka, India

  • Infrastructure Silicon Group - AI Accelerator
  • Domain - NOC/Fabric, SOC Design, PCIe Subsystem, ARM CPU Subsystem, High-Speed DMA Controller IP
RTL DesignMicroarchitectureSoC integrationPCIe SubsystemARM CPU SubsystemHigh-Speed DMA Controller IP

Google

Silicon Digital Design Engineer

May 2022 – Jun 2024 · 2 yrs 1 mo · Bengaluru, Karnataka, India

  • Silicon Compute Group - Tensor SOC (Pixel)
  • Domain - CPU Subsystem (ARM), AMBA Interconnect (AXI, APB), Platform Security, Low Power Design
Silicon Digital DesignTensor SOCCPU SubsystemPlatform SecurityLow Power Design

Intel corporation

IP Logic Design Engineer

Jun 2019 – May 2022 · 2 yrs 11 mos · Bengaluru, Karnataka, India

  • Ethernet Products Group - NIC/IPU
  • Domain - High Speed Interface (Ethernet, PCIe), Networking (TCP/IP, RDMA), Arbiter, Debug/DFD
IP Logic DesignEthernetPCIeNetworkingDebug/DFD

Indian institute of technology, bombay

Teaching Assistant

Jan 2017 – Jan 2019 · 2 yrs · Mumbai Area, India

Indian oil corp limited

Operations Officer

Jan 2016 – Jan 2017 · 1 yr · Assam, India

  • Electronics & Communication Division

Education

Indian Institute of Technology, Bombay

Master of Technology - MTech — EE (Microelectronics and VLSI)

Jan 2017 – Jan 2019

Jadavpur University

Bachelor of Engineering - BE — Electronics and Telecommunications

Jan 2012 – Jan 2016

Stackforce found 100+ more professionals with Rtl Design & Soc Integration

Explore similar profiles based on matching skills and experience

SK

Suresh Kumar

Principal Modelling Engineer

at Arm

Cambridge, United Kingdom21 yrs 7 mos exp
IP modelingNetworking IP modelingProcessor ModelingSystemC
SS

Sunil Sampannavar

ASIC Engineer

at Quest Global

Bengaluru, India4 mos exp
ASICFunctional Verification
Udit Kumar

Udit Kumar

Sr. Manager Silicon Design

at AMD

Noida, India21 yrs 7 mos exp
ASICFunctional Verification
Shashank Chaurasia

Shashank Chaurasia

Director Technical Marketing

at Logic Fruit Technologies

Gurugram, India14 yrs 9 mos exp
FPGATechnical Marketing
Harshad Kulkarni

Harshad Kulkarni

Lead FPGA Design Engineer

at Baker Hughes

Pune, India9 yrs 6 mos exp
Aditya Verma

Aditya Verma

Senior Lead Engineer

at Qualcomm

Bengaluru, India7 yrs 6 mos exp
Rahul Jain

Rahul Jain

FPGA Engineer

at HFT

Gurugram, India15 yrs 3 mos exp
Field-Programmable Gate Arrays (FPGA)Verilog
Devesh Pareek

Devesh Pareek

Gurugram, India7 yrs 11 mos exp
Digital LogicProduct Requirement Definition