Nayan Mishra

Product Engineer

Hyderabad, Telangana, India9 yrs 1 mo experience

Most Likely To SwitchHighly Stable

Key Highlights

Expert in VLSI design and ASIC development.
Proficient in timing analysis and automation.
Strong programming skills in Python and Perl.

Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in VLSI and ASIC technologies.

Contact

Skills

Core Skills

Very-large-scale Integration (vlsi)Application-specific Integrated Circuits (asic)Timing AnalysisAutomation

Other Skills

VerilogPerlCadence VirtuosoSynopsys toolsModelSimAltera QuartusHspiceTCLPythonPrime TimePython 3ShellManagementMicrosoft OfficeMicrosoft Word

Experience

Xilinx

3 roles

Design Engineer

Promoted

Apr 2018 – Present · 7 yrs 11 mos · Greater Hyderabad Area

VerilogPerlCadence VirtuosoSynopsys toolsModelSimAltera Quartus+5

STA Contractor

Sep 2017 – Mar 2018 · 6 mos · Greater Hyderabad Area

Timing capture for Interconnect blocks of FPGA (16nm Technology node)
 Calculation of the delay values of timing paths
 Tools: Prime Time, HSPICE
Flow automation for timing related problem statements
 Automation of report-out, parsing of XMLs, Maintaining Dashboard
 Language: Python 3,Perl,Shell

Prime TimeHSPICEPython 3PerlShellTiming Analysis+1

Intern

Jan 2017 – Sep 2017 · 8 mos · Greater Hyderabad Area

Education

Vellore Institute of Technology

Master of Technology (M.Tech.) — VLSI Design

Jan 2015 – Jan 2017

Uttar Pradesh Technical University, Lucknow (Kanpur Institute of Technology,Kanpur)

Bachelor of Technology (B.Tech.) — Electronics and Communications Engineering

Jan 2010 – Jan 2014

R.P.M Inter College, Kanpur ,U.P.

Intermediate(10+2) — Science

Jan 2009 – Jan 2010

R.P.M. Inter College , Kanpur, U.P.

High School (10th) — Science

Jan 2007 – Jan 2008

Stackforce found 100+ more professionals with Very-large-scale Integration (vlsi) & Application-specific Integrated Circuits (asic)

Explore similar profiles based on matching skills and experience

Karthikeya Kotnana

R&D engineer - FPGA

at Logic Fruit Technologies

Bengaluru, India2 yrs 9 mos exp

PCIe

Janak Patel

Design Verification Engineer

at Amazon Web Services (AWS)

Milpitas, United States15 yrs 3 mos exp

Functional VerificationSoC

Pritender Singh

Principal Design Engineer

at TSMC

Kanata, Canada17 yrs 3 mos exp

ASICEmbedded SystemsVLSI

ARUN S K

Physical Design Engineer

at Intel Corporation

Kanayannur, India1 yr 5 mos exp

Ravinjay Tiwari

Technical Lead

at eInfochips (An Arrow Company)

Ahmedabad, India11 yrs 3 mos exp

Dhrumil Chag

VLSI DV Engineer-II

at Alphawave Semi

Rajkot, India5 yrs 1 mo exp

Vrinda Garg

Formal verification engineer

at NVIDIA

New Delhi, India4 yrs 1 mo exp

Bharath TV

Senior Engineering Manager

at NVIDIA

Bengaluru, India21 yrs exp