Priyanka Singh

Software Engineer

New Delhi, Delhi, India4 yrs 7 mos experience

Key Highlights

  • Expert in UVM-based testbench development.
  • Strong background in SoC and IP verification.
  • Proficient in SystemVerilog and debugging.
Stackforce AI infers this person is a Semiconductor Verification Engineer with expertise in SoC design and verification methodologies.

Contact

Skills

Core Skills

Universal Verification Methodology (uvm)Systemverilog

Other Skills

functional coverageCode CoverageRTL DesignObject-Oriented Programming (OOP)AXIFunctional VerificationApplication-Specific Integrated Circuits (ASIC)DebuggingProblem SolvingArduinoPython (Programming Language)Raspberry PiMATLABMicrosoft OfficeLeadership

About

Experienced SoC & IP Verification Engineer with a strong background in UVM-based testbench development for complex subsystems like Display Processing Units and Memory Encryption Systems. Proficient in SystemVerilog, Debugging, AXI/APB protocols, and Assertion-Based Verification. Proven track record at Samsung and Intel. M.Tech from IIT Delhi and B.Tech from IET.

Experience

Samsung electronics

Associate staff engineer

Jan 2024Present · 2 yrs 2 mos · Bengaluru, Karnataka, India · Hybrid

Universal Verification Methodology (UVM)SystemVerilog

Intel corporation

SoC Design Verification Engineer

Jul 2021Dec 2023 · 2 yrs 5 mos · Bangalore Urban, Karnataka, India

Universal Verification Methodology (UVM)SystemVerilog

Bharat heavy electricals limited

Summer Trainee

Jun 2017Jul 2017 · 1 mo · Varanasi, Uttar Pradesh, India

Larsen & toubro

Summer Trainee

Feb 2017Feb 2017 · 0 mo · Lucknow, Uttar Pradesh, India

Education

Indian Institute of Technology, Delhi

M.Tech — Telecommunications Technology & Management

Jan 2019Jan 2021

Institute of Engineering and Technology

B.Tech — Electrical Engineering

Jan 2014Jan 2018

Stackforce found 100+ more professionals with Universal Verification Methodology (uvm) & Systemverilog

Explore similar profiles based on matching skills and experience