Amitava Ghosh

CEO

Bengaluru, Karnataka, India19 yrs 7 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expertise in Wifi PHY Layer from Wifi to Wifi-8
  • Proficient in RTL design and verification
  • Strong background in wireless LAN protocols
Stackforce AI infers this person is a VLSI design expert with a focus on wireless communication technologies.

Contact

LinkedIn

Skills

Core Skills

Vlsi DesignWireless Lan ProtocolsRtl DesignVerificationVlsi Rtl Design

Other Skills

Wifi7Wifi6/6E PHY Layer AlgorithmsFFTViterbiLDPC encode and decoder IP designformal verificationVerilogVHDLLow-power DesignRTL CodingFormal Verification

Experience

19 yrs 7 mos
Total Experience
4 yrs 10 mos
Average Tenure
11 yrs 10 mos
Current Experience

Broadcom inc.

2 roles

Principal Engineer in WCC

Promoted

Oct 2018 – Present · 7 yrs 6 mos · India

  • Working in Wifi7, Wifi6/6E PHY Layer Algorithms. Expertise in Wiress LAN protocols and VLSI design and verification.
Wifi7Wifi6/6E PHY Layer AlgorithmsWireless LAN protocolsVLSI designverification

Sr Staff in WCC

Jun 2014 – Sep 2019 · 5 yrs 3 mos · India

Ittiam systems pvt ltd

Technical Team Lead

Aug 2012 – May 2014 · 1 yr 9 mos · India

  • RTL design and verification in 802.11 ac Phy Later. Worked on FFT, Viterbi and LDPC encode and decoder IP design and formal verification unit level.
RTL designverificationFFTViterbiLDPC encode and decoder IP designVerification

Tata elxsi

Technical Team Lead

Jul 2009 – Aug 2012 · 3 yrs 1 mo · India

  • Vlsi RTL Design in Wireless HD 802.15.3c standard and formsl verification
VLSI RTL Designformal verification

Tata elxsi limited, bangalore

Senior Design Engineer

Jul 2006 – Jun 2009 · 2 yrs 11 mos · India

  • RTL design in Verilog and VHDL
RTL designVerilogVHDL

Education

Kalyani University, Kalyani

Bachelor of Technology - BTech

May 1999 – Present

Calcutta University, Kolkata

Master of Technology - MTech

Feb 2004 – Present

Stackforce found 100+ more professionals with Vlsi Design & Wireless Lan Protocols

Explore similar profiles based on matching skills and experience

Sardar Harpreeth Singh

Sardar Harpreeth Singh

Physical Design Engineer

at Intel Corporation

Bangalore Urban, India9 yrs exp
Physical DesignStatic Timing Analysis
Pankaj Dhingra

Pankaj Dhingra

Lead Application Engineer

at Cadence Design Systems

Delhi, India6 yrs 9 mos exp
Vishwajeet .

Vishwajeet .

Technical officer- PPG

at IndiGo (InterGlobe Aviation Ltd)

Delhi, India4 yrs 10 mos exp
Data AnalysisElectrical EngineeringElectronicsEmbedded SystemsManufacturing Operations
RS

Rajesh S.

Verification Engineer

at Youzentech Technologies

Bangalore Urban, India14 yrs 4 mos exp
Digital ElectronicsVerification
Inyanjali Patel

Inyanjali Patel

Hardware Engineer

at IBM

New Delhi, India1 yr 10 mos exp
Hardware InfrastructureHardware ArchitectureDigital Electronics
Tapish Meshram

Tapish Meshram

Formal Verification Engineer

at Intel Corporation

Nagpur, India6 yrs 3 mos exp
Digital DesignEmbedded SystemsFormal VerificationVLSI
Udit Kumar

Udit Kumar

Sr. Manager Silicon Design

at AMD

Noida, India21 yrs 7 mos exp
ASICFunctional Verification
SS

Sunil Sampannavar

ASIC Engineer

at Quest Global

Bengaluru, India5 mos exp
ASICFunctional Verification