Amrit Pal Singh

Co-Founder

Canada18 yrs 3 mos experience
Highly Stable

Key Highlights

  • Founder of vedsolzventures with extensive leadership experience.
  • Expertise in ASIC and VLSI design across multiple leading companies.
  • Proven track record in hardware architecture and timing closure.
Stackforce AI infers this person is a semiconductor design expert with strong leadership in hardware architecture.

Contact

LinkedIn

Skills

Other Skills

VerilogSoCStatic Timing AnalysisHardware ArchitectureTiming ClosureIntegrated Circuit DesignASICLow-power DesignVHDLFPGASemiconductorsLogic SynthesisVLSIICDebugging

Experience

Vedsolzventures

Founder

May 2025 – Present · 11 mos · United States · Remote

Cadence design systems

4 roles

Application Architect

Jan 2023 – Present · 3 yrs 3 mos

Application Engineer Architect

Oct 2020 – Jan 2023 · 2 yrs 3 mos

Sr principal application engineer

Promoted

Sep 2018 – Oct 2020 · 2 yrs 1 mo

Staff Engineer

Sep 2015 – Oct 2018 · 3 yrs 1 mo

Qualcomm

Staff Engineer

Sep 2014 – Sep 2015 · 1 yr

Smartplay technologies

2 roles

Sr. Design Engineer

Aug 2012 – Sep 2014 · 2 yrs 1 mo

  • Working For Qualcomm ( San Diego) as Design & Implementation Engineer

Sr. Design Engineer

Feb 2010 – Jul 2012 · 2 yrs 5 mos

  • Worked for AMD-Hyderabad as Design and Implementation Engineer

Wipro technologies

2 roles

Sr. Design Engineer

Nov 2008 – Feb 2010 · 1 yr 3 mos · Wipro Technologies

  • Worked for PMC Sierra as Design and Verification Engineer.

Design Engineer

May 2006 – Sep 2008 · 2 yrs 4 mos · Wipro Technologies

  • Worked for Freescale Semiconductor as Design and Verification Engineer

Vedant

MTS

Apr 2004 – Feb 2006 · 1 yr 10 mos · Gurugram, Haryana, India

Education

Visvesvaraya Technological University

Bachelor of Engineering (B.E.) — Electrical and Electronics Engineering

Jan 1998 – Jan 2003

Kendriya Vidyalaya

Till High School

Jan 1988 – Jan 1998

Stackforce found 100+ more professionals with Verilog & SoC

Explore similar profiles based on matching skills and experience

NK

Nikhil Khandelwal

Principal Engineer

at Arm

Noida, India15 yrs 6 mos exp
ASICPhysical Design
JK

Jagjeevan Kandukuri

Senior Member of Technical Staff

at Mirafra Technologies

San Jose, United States18 yrs 8 mos exp
NVM Express (NVMe)Universal Verification Methodology (UVM)
Deepak Garg

Deepak Garg

Director of Engineering

at Siemens EDA (Siemens Digital Industries Software)

Noida, India20 yrs exp
Srikanth Puvvada

Srikanth Puvvada

Senior Architect

at Krutrim

Bengaluru, India25 yrs 2 mos exp
Santosh Thomas

Santosh Thomas

Senior Director, Engineering

at Qualcomm

Bengaluru, India26 yrs 8 mos exp
ASICVLSI
Radhika Shankar

Radhika Shankar

Vice President of Applications Engineering

at Synopsys Inc

Fremont, United States30 yrs 9 mos exp
EDAIntegrated Circuit Design
Anand Issac

Anand Issac

SOC Engineer, Staff

at Synopsys Inc

Hyderabad, India15 yrs 4 mos exp
VLSIFunctional VerificationPhysical Design
Mohd Adil Khan

Mohd Adil Khan

Principal Engineer (SOC Architect)

at Synopsys Inc

Noida, India17 yrs 3 mos exp