hari K.

Software Engineer

Bengaluru, Karnataka, India21 yrs 9 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Senior Component Design Engineer at Intel Corporation
  • Expert in RTL design and ASIC development
  • Strong background in VLSI and functional verification
Stackforce AI infers this person is a VLSI and ASIC design expert with extensive experience in semiconductor engineering.

Contact

LinkedIn

Skills

Core Skills

Rtl DesignAsic

Other Skills

VerilogStatic Timing AnalysisSystemVerilogSoCFPGADebuggingFunctional VerificationVLSI

Experience

21 yrs 9 mos
Total Experience
7 yrs 3 mos
Average Tenure
11 yrs 5 mos
Current Experience

Intel corporation

Senior Component Design Engineer

Nov 2014 – Present · 11 yrs 5 mos · Bengaluru Area, India

RTL designVerilogStatic Timing AnalysisSystemVerilogSoCFPGA+4

Lsi corporation

ASIC design engineer

Jun 2010 – Nov 2014 · 4 yrs 5 mos · Bengaluru Area, India

Ittiam systems

Lead engineer

Jul 2004 – Jun 2010 · 5 yrs 11 mos

Education

Indian Institute of Technology, Madras

M.tech — micro electronics

Jan 2002 – Jan 2004

Bapatla engineering college

Bachelor's Degree

Jan 1998 – Jan 2002

ZP high school

High School

Jan 1992 – Jan 1996

ZP high school

High School

Jan 1992 – Jan 1996

Stackforce found 100+ more professionals with Rtl Design & Asic

Explore similar profiles based on matching skills and experience

Udit Kumar

Udit Kumar

Sr. Manager Silicon Design

at AMD

Noida, India21 yrs 7 mos exp
ASICFunctional Verification
Rahul Jain

Rahul Jain

FPGA Engineer

at HFT

Gurugram, India15 yrs 4 mos exp
Field-Programmable Gate Arrays (FPGA)Verilog
Ullattil Shiju

Ullattil Shiju

Department Manager, WCT DV2 Team

at MediaTek

Bengaluru, India23 yrs 2 mos exp
Functional VerificationSoC
Mitali Jain

Mitali Jain

Director of Engineering

at Intel Corporation

Bengaluru, India17 yrs 10 mos exp
Devendra Tawari

Devendra Tawari

Sr Director, Engineering at Intel Corporation

at Intel Corporation

Bengaluru, India29 yrs 4 mos exp
Nikhil Jain

Nikhil Jain

Senior Principal Design Engineer

at NXP Semiconductors

Noida, India18 yrs 2 mos exp
Functional VerificationIP Verification
Mahesh Arumugam

Mahesh Arumugam

Lead

at Intel Corporation

Bengaluru, India19 yrs exp
VLSIFunctional Verification
Amitava Mitra

Amitava Mitra

Deputy Director

at MediaTek

Bengaluru, India23 yrs 11 mos exp
Static Timing AnalysisSTA team leadership