Manmohan Singh

Software Engineer

Bengaluru, Karnataka, India18 yrs 4 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in Static Timing Analysis and SoC Integration.
  • Over 10 years of experience in VLSI and ASIC design.
  • Proficient in multiple hardware description languages.
Stackforce AI infers this person is a VLSI and ASIC design expert with extensive experience in semiconductor industries.

Contact

LinkedIn

Skills

Core Skills

Static Timing AnalysisSoc

Other Skills

STAVLSIASICRTL designVerilogIntegrated Circuit DesignDebuggingEmbedded SystemsVHDLFPGAEDAICFunctional VerificationSemiconductorsC

About

Specialties: Digital design,SoC Integration,Static Timing Analysis

Experience

18 yrs 4 mos
Total Experience
6 yrs 1 mo
Average Tenure
9 yrs
Current Experience

Mediatek

Senior Staff Engineer

Apr 2017 – Present · 9 yrs · Bangaon, West Bengal, India

STASoCStatic Timing AnalysisVLSIASICRTL design+12

Qualcomm

Senior Lead Engineer

Jul 2015 – Apr 2017 · 1 yr 9 mos · Bengaluru, Karnataka, India

Stmicroelectronics

3 roles

Techinal Leader

Promoted

Apr 2012 – Jul 2015 · 3 yrs 3 mos

Senior Design Engineer

Promoted

Oct 2010 – Mar 2012 · 1 yr 5 mos

Design Engineer

Oct 2007 – Sep 2010 · 2 yrs 11 mos

Education

C-DAC Mohali

M Tech (VLSI DESIGN)

Jan 2004 – Jan 2006

NIT Hamirpur

B Tech — E&CE

Jan 2000 – Jan 2004

Stackforce found 100+ more professionals with Static Timing Analysis & Soc

Explore similar profiles based on matching skills and experience

RS

Rakshitha S R

Design Verification Engineer

at Qualcomm

Bengaluru, India4 yrs 3 mos exp
Functional VerificationSystem on a Chip (SoC)
Shubhankar Das

Shubhankar Das

Lead Engineer

at Qualcomm

Faridabad, India10 yrs 1 mo exp
Sanjay Bagali

Sanjay Bagali

Technical Manager

at MediaTek

Bengaluru, India15 yrs 7 mos exp
Low power design
NK

Nikhil Khandelwal

Principal Engineer

at Arm

Noida, India15 yrs 6 mos exp
ASICPhysical Design
Amrit Pal Singh

Amrit Pal Singh

Founder

at vedsolzventures

Canada18 yrs 3 mos exp
varinder kumar

varinder kumar

Director of Engineering

at Qualcomm

Bengaluru, India12 yrs 11 mos exp
ASICPhysical Design
DEEPU JOSE

DEEPU JOSE

Principal Physical Design Engineer

at Allegro MicroSystems

Edinburgh, United Kingdom12 yrs 9 mos exp
HS

Haider Sayed

Director - Physical Design

at Intel Corporation

Pune, India25 yrs 3 mos exp