Rajan Vishwakarma

Software Engineer

Gorakhpur, Uttar Pradesh, India1 yr 9 mos experience

Key Highlights

  • Senior Engineer with expertise in RTL Design.
  • Master's degree in VLSI and Embedded Systems.
  • Proficient in multiple design tools and methodologies.
Stackforce AI infers this person is a VLSI design engineer with a focus on embedded systems.

Contact

LinkedIn

Skills

Core Skills

Rtl Design

Other Skills

TCADXilinx VivadoCadence VirtuosoEmbedded SystemsMOS IC DesignDigital Vlsi designVerilogEngineeringSemiconductorsDigital ElectronicsAnalog Circuit DesignVery-Large-Scale Integration (VLSI)

Experience

1 yr 9 mos
Total Experience
1 yr 9 mos
Average Tenure
1 yr 9 mos
Current Experience

Mediatek

2 roles

Senior Engineer

Promoted

Jul 2024 – Present · 1 yr 9 mos · Bengaluru, Karnataka, India

RTL Design

RTL Design Engineer

Jul 2023 – Jul 2024 · 1 yr · Bengaluru, Karnataka, India

RTL Design

Education

Sardar Vallabhbhai National Institute of Technology, Surat

Master of Technology - MTech — VLSI AND EMBEDDED SYSTEM

Aug 2022 – Aug 2024

Rajkiya Engineering College Sonbhadra

Bachelor of Technology - BTech — Electronics and Communications Engineering

Ramharsh Inter College

Intermediate — PCM

Jul 2015 – May 2016

Masih Seva Shram High School

High School — Science

Jul 2014 – May 2015

Stackforce found 100+ more professionals with Rtl Design

Explore similar profiles based on matching skills and experience

Anand Shanmugam S

Anand Shanmugam S

Manager - Hardware - Power Architecture & ASIC

at NVIDIA

Bengaluru, India14 yrs 8 mos exp
LowPower ArchitectureManagementVerificationProject ManagementRTL Design
Udit Kumar

Udit Kumar

Sr. Manager Silicon Design

at AMD

Noida, India21 yrs 7 mos exp
ASICFunctional Verification
SS

Sunil Sampannavar

ASIC Engineer

at Quest Global

Bengaluru, India5 mos exp
ASICFunctional Verification
Shashank Chaurasia

Shashank Chaurasia

Director Technical Marketing

at Logic Fruit Technologies

Gurugram, India14 yrs 10 mos exp
FPGATechnical Marketing
Aditya Verma

Aditya Verma

Senior Lead Engineer

at Qualcomm

Bengaluru, India7 yrs 7 mos exp
Harshad Kulkarni

Harshad Kulkarni

Lead FPGA Design Engineer

at Baker Hughes

Pune, India9 yrs 6 mos exp
Devesh Pareek

Devesh Pareek

Gurugram, India7 yrs 11 mos exp
Digital LogicProduct Requirement Definition
Rahul Jain

Rahul Jain

FPGA Engineer

at HFT

Gurugram, India15 yrs 4 mos exp
Field-Programmable Gate Arrays (FPGA)Verilog