H

Hariharan M V

Software Engineer

Bangalore Urban, Karnataka, India6 yrs 9 mos experience

Key Highlights

  • Expert in Full chip Physical Design and integration.
  • Proficient in advanced semiconductor technologies like 7nm and 3nm.
  • Experienced with industry-leading tools like ICC2 and PrimeTime.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in Physical Design and Timing Analysis.

Contact

LinkedIn

Skills

Core Skills

Physical DesignStatic Timing Analysis

Other Skills

Full chip Physical Designblock level PnRSTAFull chip integrationBlock level Physical Design implementationICC2Fusion CompilerPrimeTimeCalibreRoutingPV DesignRTL DesignSignalInfrared (IR)ICC

About

Skilled in Full chip Physical Design, block level PnR and STA. Worked on Full chip integration Block level Physical Design implementation from RTL2GDSll Having tools exposure in ICC2, Fusion Compiler, PrimeTime & Calibre Handled multimillion's gate counted blocks Worked on 7nm, 5nm & 3nm.

Experience

6 yrs 9 mos
Total Experience
2 yrs 4 mos
Average Tenure
2 yrs
Current Experience

Amd

Senior Silicon Design Engineer

Apr 2024 – Present · 2 yrs · Bengaluru, Karnataka, India · On-site

Full chip Physical Designblock level PnRSTAFull chip integrationBlock level Physical Design implementationICC2+5

Mirafra technologies

Physical Design Engineer 2

May 2021 – Mar 2024 · 2 yrs 10 mos · Bengaluru, Karnataka, India · On-site

Smart vlsi

Physical Design Engineer

Jun 2019 – May 2021 · 1 yr 11 mos · Bengaluru, Karnataka, India · On-site

Education

Coimbatore Institute of Technology

Bachelor of Engineering - BE

Jun 2015 – Apr 2019

Stackforce found 100+ more professionals with Physical Design & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Avilash Mohanty

Avilash Mohanty

Senior Physical Design Engineer

at NVIDIA

Delhi, India8 yrs 9 mos exp
Raja Mondal

Raja Mondal

Lead Engineer

at Cadence

Bangalore Urban, India8 yrs 2 mos exp
Shubhankar Das

Shubhankar Das

Lead Engineer

at Qualcomm

Faridabad, India10 yrs 1 mo exp
Nikhil Singh

Nikhil Singh

Silicon Design Engineer 2

at AMD

Itarsi, India3 yrs 8 mos exp
SystemVerilogUniversal Verification Methodology (UVM)
Manuj Verma

Manuj Verma

Senior Software Engineering Manager

at Cadence Design Systems

India24 yrs 9 mos exp
Swetha Gunda

Swetha Gunda

Senior Technical Manager

at AMD

Bengaluru, India18 yrs 6 mos exp
Himanshu Gupta

Himanshu Gupta

Digital Design Engineer

at Intel Corporation

Lucknow, India1 yr 9 mos exp
Digital Circuit DesignVLSI
Atul Mukkawar

Atul Mukkawar

Lead Engineer

at Qualcomm

India9 yrs 7 mos exp
Very-Large-Scale Integration (VLSI)Application-Specific Integrated Circuits (ASIC)