Raj Godara

Software Engineer

Hyderabad, Telangana, India3 yrs 8 mos experience

Key Highlights

  • Experienced in RTL Design and CDC methodologies.
  • Strong background in silicon design engineering.
  • Educational credentials from IIT Bombay.
Stackforce AI infers this person is a Silicon Design Engineer with expertise in RTL and low-power design.

Contact

LinkedIn

Skills

Core Skills

Rtl Design

Other Skills

CDCRDCLintSTAVerilogSystem VerilogLow-power DesignComputer ArchitectureAMBA CHI Protocol

Experience

3 yrs 8 mos
Total Experience
1 yr 7 mos
Average Tenure
5 mos
Current Experience

Amd

Sr. Silicon Design Engineer

Nov 2025 – Present · 5 mos · Hyderabad, Telangana, India

RTL DesignCDC

Synopsys inc

R&D Engineer II

May 2023 – Nov 2025 · 2 yrs 6 mos · Noida, Uttar Pradesh, India

Ceremorphic, inc.

RTL Design Engineer

Jul 2022 – Apr 2023 · 9 mos · Hyderabad, Telangana, India

Education

Indian Institute of Technology, Bombay

Master of Technology - MTech — integrated circuit and systems

Jan 2020 – Jan 2022

Deenbandhu Chhotu Ram University of Science and Technology, Murthal

Bachelor of Technology - BTech — ECE

Jan 2015 – Jan 2019

Stackforce found 100+ more professionals with Rtl Design

Explore similar profiles based on matching skills and experience

Anand Shanmugam S

Anand Shanmugam S

Manager - Hardware - Power Architecture & ASIC

at NVIDIA

Bengaluru, India14 yrs 8 mos exp
LowPower ArchitectureManagementVerificationProject ManagementRTL Design
Udit Kumar

Udit Kumar

Sr. Manager Silicon Design

at AMD

Noida, India21 yrs 7 mos exp
ASICFunctional Verification
SS

Sunil Sampannavar

ASIC Engineer

at Quest Global

Bengaluru, India5 mos exp
ASICFunctional Verification
Shashank Chaurasia

Shashank Chaurasia

Director Technical Marketing

at Logic Fruit Technologies

Gurugram, India14 yrs 10 mos exp
FPGATechnical Marketing
Aditya Verma

Aditya Verma

Senior Lead Engineer

at Qualcomm

Bengaluru, India7 yrs 7 mos exp
Harshad Kulkarni

Harshad Kulkarni

Lead FPGA Design Engineer

at Baker Hughes

Pune, India9 yrs 6 mos exp
Devesh Pareek

Devesh Pareek

Gurugram, India7 yrs 11 mos exp
Digital LogicProduct Requirement Definition
Rahul Jain

Rahul Jain

FPGA Engineer

at HFT

Gurugram, India15 yrs 4 mos exp
Field-Programmable Gate Arrays (FPGA)Verilog