Vidyashree R S — Software Engineer
Stackforce AI infers this person is a Design Verification Engineer with expertise in VLSI and digital electronics.
Location: Bengaluru, Karnataka, India
Experience: 1 yr 6 mos
Skills
- Systemverilog
- Universal Verification Methodology (uvm)
- Digital Electronics
Career Highlights
- Experienced in design verification methodologies.
- Proficient in SystemVerilog and UVM.
- Strong foundation in digital and analog electronics.
Work Experience
MediaTek
Design Verification Engineer (1 yr 6 mos)
Maven Silicon
Design verification trainee (1 yr)
Education
Bachelor of Engineering - BE at Maharaja institute of technology mysore