Aman Aggarwal

Software Engineer

South Delhi, Delhi, India7 yrs 7 mos experience

Highly Stable

Key Highlights

Experienced in VLSI design and validation.
Proficient in Perl scripting for automation.
Strong background in DSP algorithms.

Stackforce AI infers this person is a Semiconductor and Oil & Gas professional with expertise in VLSI and DSP algorithms.

Contact

Skills

Core Skills

Very-large-scale Integration (vlsi)Rtl Design

Other Skills

VerilogVHDLSilvacoCadence VirtuosoPerl ScriptingDDR/LPDDR PHY IP coreC++C (Programming Language)Unix

Experience

7 yrs 7 mos

Total Experience

7 yrs 7 mos

Average Tenure

7 yrs 7 mos

Current Experience

Intel corporation

2 roles

Pre Silicon Validation Engineer

Feb 2019 – Present · 7 yrs 2 mos · Bengaluru, Karnataka, India

VerilogVHDLVery-Large-Scale Integration (VLSI)SilvacoCadence Virtuoso

Graduate Technical Intern

Jul 2018 – Dec 2018 · 5 mos · Bengaluru Area, India

Worked on DDR/LPDDR PHY IP core with RTL design team .
Responsible for Generating script using Perl Script inorder to automate dumping of macros in .sv file for meeting the desired timing requirements between various partitions of DDR PHY IP.

Perl ScriptingDDR/LPDDR PHY IP coreRTL design

Ge oil & gas

Intern

Jun 2017 – Aug 2017 · 2 mos · Pune/Pimpri-Chinchwad Area

Worked on DSP algorithm in order to calculate transit time delay of flowmeter with an accuracy of 10-40ns.

Education

Dr. B. R. Ambedkar National Institute of Technology, Jalandhar

Master's in Technology — VLSI

Jan 2016 – Jan 2018

Jamia Millia Islamia

Bachelor's in Technology

Jan 2011 – Jan 2015

Stackforce found 100+ more professionals with Very-large-scale Integration (vlsi) & Rtl Design

Explore similar profiles based on matching skills and experience

Amit Mishra

Principal Engineer

at Intel Corporation

Bengaluru, India14 yrs 7 mos exp

Akhil Yakkala

Senior silicon Design Engineer

at AMD

West Godavari, India4 yrs exp

Field-Programmable Gate Arrays (FPGA)Verilog

Udit Kumar

Sr. Manager Silicon Design

at AMD

Noida, India21 yrs 7 mos exp

ASICFunctional Verification

Yashas Uppoor

ASIC Design Engineer

at Google

Bengaluru, India6 yrs 9 mos exp

ASIC DesignVLSI

Kirandeep Kaur

RTL Design Engineer

at Intel Corporation

Delhi, India4 yrs 9 mos exp

RTL DevelopmentTestingRTL CodingLogic DesignWeb Development

MURALI KILARI

Design Engineering Manager

at AMD

India18 yrs exp

Functional VerificationSystemVerilog

Nivethitha A

Senior Engineer

at Synopsys Inc

Bengaluru, India5 yrs exp

VerilogFloorplanningField-Programmable Gate Arrays (FPGA)

Santosh Thomas

Senior Director, Engineering

at Qualcomm

Bengaluru, India26 yrs 8 mos exp

ASICVLSI