Gaurav Bangar

Software Engineer

Bengaluru, Karnataka, India2 yrs 3 mos experience
Highly Stable

Key Highlights

  • Senior Design Engineer with expertise in RTL Design.
  • Strong academic background in Microelectronics from BITS Pilani.
  • Hands-on experience in high-voltage power line specifications.
Stackforce AI infers this person is a Microelectronics and Energy sector specialist with a focus on design engineering.

Contact

LinkedIn

Skills

Core Skills

Rtl DesignIp Development

Other Skills

Front-End DesignAXIDebuggingEngineeringAutoCADArduino IDEC (Programming Language)

Experience

2 yrs 3 mos
Total Experience
2 yrs 3 mos
Average Tenure
2 yrs 3 mos
Current Experience

Mediatek

2 roles

Senior Design Engineer

Jul 2024 – Present · 1 yr 9 mos · Bengaluru, Karnataka, India · On-site

RTL DesignIP developmentFront-End DesignAXIDebugging

Intern

Jan 2024 – Jul 2024 · 6 mos · Bengaluru, Karnataka, India · On-site

Kalptaru power transmission limited

KPTL - Project monitoring group trainee

Jun 2019 – Jul 2019 · 1 mo · Ahmedabad, Gujarat, India

  • Understood the technical specifications for a 765kv line.

Education

Birla Institute of Technology and Science, Pilani

Master of Engineering - ME — Microelectronics

Sep 2022 – May 2024

L.D. College of Engineering

Bachelor of Engineering - BE — Electrical Engineering

Jan 2016 – Jan 2020

Stackforce found 100+ more professionals with Rtl Design & Ip Development

Explore similar profiles based on matching skills and experience

JT

Jeebu Jacob Thomas

FPGA Engineer

at VivCourt Trading Pty Ltd

Sydney, Australia15 yrs 2 mos exp
FPGADigital DesignHigh Frequency TradingHigh Level SynthesisHigh Performance Computation
Jyothish Prakash

Jyothish Prakash

IP Logic Design Engineer

at Intel Corporation

Bengaluru, India14 yrs 7 mos exp
Anand Shanmugam S

Anand Shanmugam S

Manager - Hardware - Power Architecture & ASIC

at NVIDIA

Bengaluru, India14 yrs 8 mos exp
LowPower ArchitectureManagementVerificationProject ManagementRTL Design
Udit Kumar

Udit Kumar

Sr. Manager Silicon Design

at AMD

Noida, India21 yrs 7 mos exp
ASICFunctional Verification
SS

Sunil Sampannavar

ASIC Engineer

at Quest Global

Bengaluru, India5 mos exp
ASICFunctional Verification
Shashank Chaurasia

Shashank Chaurasia

Director Technical Marketing

at Logic Fruit Technologies

Gurugram, India14 yrs 10 mos exp
FPGATechnical Marketing
Aditya Verma

Aditya Verma

Senior Lead Engineer

at Qualcomm

Bengaluru, India7 yrs 7 mos exp
Harshad Kulkarni

Harshad Kulkarni

Lead FPGA Design Engineer

at Baker Hughes

Pune, India9 yrs 6 mos exp