Aarushi Jain

Software Engineer

Delhi, India4 yrs 4 mos experience
Highly Stable

Key Highlights

  • 3+ years of experience in RTL Design.
  • Strong background in IP and SOC integration.
  • Proficient in debugging verification testcases.
Stackforce AI infers this person is a VLSI Design Engineer with expertise in RTL Design and SOC integration.

Contact

LinkedIn

Skills

Core Skills

Rtl DesignSoc Integration

Other Skills

IP integrationPADRINGsegment clock gatingLINT checksDesign Compiler elaboration fixesVerilog HDLTCLDigital DesignsC (Programming Language)MATLABPython (Programming Language)Cadence VirtuosoModelSimIntel Quartus PrimeXilinx Vivado

About

Currently working as Silicon Design Engineer. Having 3+ years of experience in RTL Design with a strong background in IP and SOC integration, PADRING, segment clock gating, LINT checks and Design Compiler elaboration fixes. Having a good understanding of repeaters, power domains, verification testcases debug, RTL to GDSII workflow.

Experience

4 yrs 4 mos
Total Experience
4 yrs 4 mos
Average Tenure
4 yrs 4 mos
Current Experience

Amd

2 roles

Silicon Design Engineer 2

Jun 2022 – Present · 3 yrs 10 mos · Hyderabad, Telangana, India

RTL DesignIP integrationSOC integrationPADRINGsegment clock gatingLINT checks+1

Co-Op

Dec 2021 – Jun 2022 · 6 mos · Hyderabad, Telangana, India

Maven silicon

VLSI Design Intern

Oct 2021 – Dec 2021 · 2 mos

  • AHB2APB Bridge RTL Design using Verilog HDL
Verilog HDLRTL Design

Drdo, ministry of defence, govt. of india

Summer Trainee

Jun 2018 – Jul 2018 · 1 mo · Delhi, India

  • Carried out Serial Peripheral Interface (SPI) and Universal Asynchronous Receiver Transmitter (UART) interfacing with AVR Atmega16 board and Arduino.

Education

Delhi Technological University (Formerly DCE)

Master of Technology - M.Tech — Signal Processing and Digital Design

Jan 2020 – Jan 2022

Jaypee Institute Of Information Technology

Bachelor of Technology - B.Tech — Electronics and Communication Engineering

Jan 2015 – Jan 2019

Ahlcon Public School, Delhi

Class XII

Jan 2013 – Jan 2014

Vishwa Bharati Public School, Noida

Class X — CBSE

Jan 2011 – Jan 2012

Stackforce found 100+ more professionals with Rtl Design & Soc Integration

Explore similar profiles based on matching skills and experience

Nikhil Tiwari

Nikhil Tiwari

Senior Staff Engineer

at Qualcomm

Delhi, India13 yrs 4 mos exp
AXI
SK

Suresh Kumar

Principal Modelling Engineer

at Arm

Cambridge, United Kingdom21 yrs 8 mos exp
IP modelingNetworking IP modelingProcessor ModelingSystemC
Anand Shanmugam S

Anand Shanmugam S

Manager - Hardware - Power Architecture & ASIC

at NVIDIA

Bengaluru, India14 yrs 8 mos exp
LowPower ArchitectureManagementVerificationProject ManagementRTL Design
Udit Kumar

Udit Kumar

Sr. Manager Silicon Design

at AMD

Noida, India21 yrs 7 mos exp
ASICFunctional Verification
SS

Sunil Sampannavar

ASIC Engineer

at Quest Global

Bengaluru, India5 mos exp
ASICFunctional Verification
Shashank Chaurasia

Shashank Chaurasia

Director Technical Marketing

at Logic Fruit Technologies

Gurugram, India14 yrs 10 mos exp
FPGATechnical Marketing
Aditya Verma

Aditya Verma

Senior Lead Engineer

at Qualcomm

Bengaluru, India7 yrs 7 mos exp
Harshad Kulkarni

Harshad Kulkarni

Lead FPGA Design Engineer

at Baker Hughes

Pune, India9 yrs 6 mos exp