LOKESH G.S

Software Engineer

Bengaluru, Karnataka, India9 yrs 7 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • 8+ years of experience in RTL Design.
  • Expertise in wireless Modem Design.
  • Strong background in Specification Gathering and Micro Architecture.
Stackforce AI infers this person is a VLSI Design Engineer with expertise in RTL and wireless communication technologies.

Contact

LinkedIn

Skills

Core Skills

Rtl DesignArchitectural Design

Other Skills

RTL CodingMicro ArchitectureMATLABRTL DevelopmentVerilogverilog HDLModel sim

About

- VLSI Professional with over 8+ years of experience in RTL Design. - Worked extensively in wireless Modem Design. - Experience in Specification Gathering, Micro Architecture and Implementations. - Currently working as staff Engineer in MediaTek Bangalore.

Experience

9 yrs 7 mos
Total Experience
3 yrs 2 mos
Average Tenure
6 yrs
Current Experience

Mediatek

Staff Engineer

Apr 2020 – Present · 6 yrs · Greater Bengaluru Area · On-site

RTL CodingArchitectural DesignRTL Design

Mobiveil technologies (india)

Senior Engineer

Dec 2018 – Mar 2020 · 1 yr 3 mos · Greater Bengaluru Area · On-site

Mbit wireless private limited

Development Engineer

Jul 2016 – Nov 2018 · 2 yrs 4 mos · Greater Chennai Area · On-site

Education

Indira Institute of Engineering & Technology

Bachelor of Engineering (B.E.)

Jan 2010 – Jan 2014

D.R.B.C.C.C.H.Hr.Sec.School, Thiruvallur

Higher Secondary

Jan 2008 – Jan 2010

Stackforce found 100+ more professionals with Rtl Design & Architectural Design

Explore similar profiles based on matching skills and experience

Bert Verrycken

Bert Verrycken

Digital Team Lead

at Eva

Lisboa, Portugal21 yrs 9 mos exp
System on a Chip (SoC)Application-Specific Integrated Circuits (ASIC)RTL VerificationFunctional VerificationTechnical Writing
Anand Shanmugam S

Anand Shanmugam S

Manager - Hardware - Power Architecture & ASIC

at NVIDIA

Bengaluru, India14 yrs 8 mos exp
LowPower ArchitectureManagementVerificationProject ManagementRTL Design
Udit Kumar

Udit Kumar

Sr. Manager Silicon Design

at AMD

Noida, India21 yrs 7 mos exp
ASICFunctional Verification
SS

Sunil Sampannavar

ASIC Engineer

at Quest Global

Bengaluru, India5 mos exp
ASICFunctional Verification
Shashank Chaurasia

Shashank Chaurasia

Director Technical Marketing

at Logic Fruit Technologies

Gurugram, India14 yrs 10 mos exp
FPGATechnical Marketing
Aditya Verma

Aditya Verma

Senior Lead Engineer

at Qualcomm

Bengaluru, India7 yrs 7 mos exp
Harshad Kulkarni

Harshad Kulkarni

Lead FPGA Design Engineer

at Baker Hughes

Pune, India9 yrs 6 mos exp
Devesh Pareek

Devesh Pareek

Gurugram, India7 yrs 11 mos exp
Digital LogicProduct Requirement Definition