Shruti Srivastava

Product Engineer

Noida, Uttar Pradesh, India0 mo experience

Key Highlights

  • Strong foundation in RTL design and SystemVerilog.
  • Internship experience with telecom and network training.
  • Pursuing MTech in Microelectronics and VLSI Design.
Stackforce AI infers this person is a VLSI design engineer with experience in digital and analog circuit design.

Contact

LinkedIn

Skills

Core Skills

Rtl Design

Other Skills

SystemVerilogMetastabilitypower optimisationsystem verilog assertionLinuxGvimVerdiVCSPhysical DesignDigital IC DesignAnalog Integrated Circuit DesignStatic Timing AnalysisVerilogXilinx VivadoCadence Virtuoso

Experience

0 mo
Total Experience
--
Average Tenure
--
Current Experience

Intel corporation

Graduate Technical Intern

Jul 2025 – Present · 9 mos · Bengaluru, Karnataka, India · On-site

  • RTL DESIGN
RTL DesignSystemVerilog

Bharat sanchar nigam limited

Internship Trainee

May 2020 – Jun 2020 · 1 mo · Lucknow, Uttar Pradesh, India · Remote

  • Received comprehensive training in computer network, mobile station operation, GSM network and optical fiber deployment.

Education

Motilal Nehru National Institute of Technology (MNNIT), Allahabad

Master of Technology - MTech — Microelectronics and VLSI Design

Aug 2024 – Aug 2026

Dr. A.P.J. Abdul Kalam Technical University

B. Tech — Electronics and Communications Engineering

Jan 2017 – Jan 2021

G.D. Goenka Public School - India

Higher Secondary School

Jan 2015 – Jan 2017

Stackforce found 100+ more professionals with Rtl Design

Explore similar profiles based on matching skills and experience

Anand Shanmugam S

Anand Shanmugam S

Manager - Hardware - Power Architecture & ASIC

at NVIDIA

Bengaluru, India14 yrs 8 mos exp
LowPower ArchitectureManagementVerificationProject ManagementRTL Design
Udit Kumar

Udit Kumar

Sr. Manager Silicon Design

at AMD

Noida, India21 yrs 7 mos exp
ASICFunctional Verification
SS

Sunil Sampannavar

ASIC Engineer

at Quest Global

Bengaluru, India5 mos exp
ASICFunctional Verification
Shashank Chaurasia

Shashank Chaurasia

Director Technical Marketing

at Logic Fruit Technologies

Gurugram, India14 yrs 10 mos exp
FPGATechnical Marketing
Aditya Verma

Aditya Verma

Senior Lead Engineer

at Qualcomm

Bengaluru, India7 yrs 7 mos exp
Harshad Kulkarni

Harshad Kulkarni

Lead FPGA Design Engineer

at Baker Hughes

Pune, India9 yrs 6 mos exp
Devesh Pareek

Devesh Pareek

Gurugram, India7 yrs 11 mos exp
Digital LogicProduct Requirement Definition
Rahul Jain

Rahul Jain

FPGA Engineer

at HFT

Gurugram, India15 yrs 4 mos exp
Field-Programmable Gate Arrays (FPGA)Verilog